Marvell ARMADA 88F6820

Need help?

Do you have a question about the Marvell ARMADA 88F6820 and is the answer not in the manual?

Summary

4-Layer Board Recommendations

88 F6810, 88 F6820 and 88 F6828 Power Filtering

Details power filtering requirements for PLLs and analog circuitry.

Generic Guidelines for SERDES Interfaces

Insertion Loss and Loss Budget

Explains insertion loss, loss budget, and factors affecting signal degradation.

Inter-Symbol Interference (ISI)

Defines ISI and its impact on signal integrity and jitter.

Crosstalk

Details crosstalk mechanisms and terminology for high-speed serial interfaces.

Return Path Continuity

Emphasizes the importance of continuous return paths for signal quality.

Target Routing Impedance

Addresses differential impedance matching for SERDES traces.

Generic Power Board Guidelines

Generic Power Network Guidelines

Discusses loop inductance and its impact on power supply networks.

Analog Power Filtering

Details filtering for PLLs and analog circuitry sensitive to power noise.

Core Power Decoupling

Covers decoupling for core power pins with high current surges.

I;O Power Bypassing

Discusses bypassing for I/O power pins with high current surges.

16-bit SDRAM DDR3 Interface

Connectivity with 1 Chip Select 16-bit, 1 x16-bit Wide Memory with or without ECC

Shows connections for 16-bit wide memory devices.

Connectivity with 1 Chip Select 2 x8-bit Wide Memory with or without ECC

Details connections for two 8-bit wide memory devices.

Connectivity with 2 Chip Selects 16-bit, 4 x8-bit Wide Memory with or without ECC Using A Clamshell Assembly

Routing Topology-16-bit, 1 Chip Select, 1 x16-bit Wide Memory with or without ECC

32-bit SDRAM DDR3 Interface

Connectivity with 1 Chip Select 32-bit, 2 x16-bit Wide Memory with or without ECC

Connectivity with 2 Chip Selects 32-bit, 8 x8-bit Wide Memory with or without ECC Using A Clamshell Assembly

Routing Topology - On-Board 32-bit, 1 Chip select, 2 x16-bit Single-Side Assembly with ECC

32-bit SDRAM DDR4 Interface

Interface Connectivity

Describes DDR4 SDRAM interface signals, roles, and connections.

Connectivity with 1 Chip Select 32-bit, 4 x8-bit Wide Memory with or without ECC

Quad Serial Gigabit Media Independent Interface (QSGMII)

Interface Signals Layout Guidelines for Chip-to-Chip End-to-End Connection

Provides layout guidelines for QSGMII chip-to-chip connections.

Serial Management Interface (SMI)

Interface Connectivity

Interface Signals Layout Guidelines

Provides layout guidelines for SMI interface signals.

General Clock Guidelines

Core Clock

Provides connectivity and constraints for the core clock.

ARMADA 38 x Family Clock Topology

Clock Topology

Presents all required clocks for the device and their topology.

PCI Express Clock Topology

Details PCI Express interface clock topology based on usage and configuration.

Adaptive Voltage Scaling (AVS)

Connectivity

Guides connecting the AVS_FB pin to power regulator feedback input.