EasyManua.ls Logo

NAD VISO TWO - Page 17

NAD VISO TWO
103 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
2-6
PIN No PIN Name I/O
1 UHS0 O
2 HUS1 O
3 INTREQ,ABODY O
4 FA1,FSCDIN I
5 GPIO20 O
6 FA0,FSCCLK I
7 FHS2,FSCDIO O
8 GPIO21 O
9 FDAT7 I
10 VDD6
11 VSS6
12 FWR,FDS I
13 FRD,FR/W O
14 FDAT6 I
15 FCS I
16 FINTREQ O
17 FDBCK I
18 FDAT5 I
19 FDAT4 I
20 VDD7
21 VSS7
22 FDAT3 I
23 FDBDA I
24 FDAT2 I
25 DBDA I
26 DBCK I
27 FDAT1 I
28 TEST I
29 FDAT0 I
30 NV_WE O
31 NV_OE O
32 NV_CS O
33 SD_WE O
34 SD_DATA0 O
35 SD_DATA1 O
36 SD_DATA2 O
37 SD_DATA3 O
38 SD_DATA4 O
39 SD_DQM0 O
40 SD_DATA5 O
41 VSSSD4
42 VDDSD4
43 SD_DATA6 O
44 SD_DATA7 O
45 SD_DQM1 O
46 SD_DATA15 O
I.C PIN DESCRIPTIONS (IC45 : AUDIO DSP : CS494003)
Function
DSP C Control Mode Select BIT 0
DSP C Control Mode Select BIT 0
Open-drain interrupt-request output
Host Address Bit One or SPI Serial Control data input
General Purpose output
Host parallel Address Bit Zero or Serial Control Port Clock
DSP AB Control port mode select bit2
General Purpose output
DSP AB Bidirectional data bus
2.5V Supply Voltage
2.5V Ground
Host write Strobe or Host data strobe
Host Parallel Output Enable or
DSP AB Bidirectional data bus
Host Parallel Chip Select , Host Serial SPI Chip Select
Open-drain interrupt-request output
Reserved
DSP AB Bidirectional data bus
DSP AB Bidirectional data bus
2.5V Supply Voltage
2.5V Ground
DSP AB Bidirectional data bus
Reserved
DSP AB Bidirectional data bus
Debug Data
Debug Clock
DSP AB Bidirectional data bus
Reserved
DSP AB Bidirectional data bus
SRAM Write Enable
SRAM Output Enable
SRAM Chip Select
SDRAM Write Enable
SDRAM Data Bus 0
SDRAM Data Bus 1
SDRAM Data Bus 2
SDRAM Data Bus 3
SDRAM Data Bus 4
SDRAM Data Mask 0
SDRAM Data Bus 5
SDRAM Ground
SDRAM Power Supply
SDRAM Data Bus 6
SDRAM Data Bus 7
SDRAM Data Mask 1
SDRAM Data Bus 15

Other manuals for NAD VISO TWO

Related product manuals