EasyManua.ls Logo

North Atlantic 75DS2 - Page 4

North Atlantic 75DS2
43 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
75DS2 Operations Manual
North Atlantic Industries, Inc.
11/11/2011
Rev: 2011-11-11-1000
www.naii.com
Page 4 of 43
Built-in Test/Diagnostic Capability ......................................................................................................................................... 21
Wrap LVDT Position (Read) .................................................................................................................................................. 21
Wrap (LVDT) Velocity ............................................................................................................................................................ 22
DLV Channel Signal Voltage ................................................................................................................................................. 22
DLV Channel Excitation Voltage............................................................................................................................................ 22
Signal Loss Threshold ........................................................................................................................................................... 22
Excitation Loss Threshold ..................................................................................................................................................... 22
DLV Write Position ................................................................................................................................................................ 22
DLV Response / Filter Time .................................................................................................................................................. 22
Status, Signal Loss ................................................................................................................................................................ 23
DLV Channel Frequency ....................................................................................................................................................... 23
DLV Set Channel Excitation Voltage ..................................................................................................................................... 23
DLV Set Channel Signal Voltage ........................................................................................................................................... 23
DLV BIT Test Enable ............................................................................................................................................................. 24
Test (D2) Verify ..................................................................................................................................................................... 24
DLV Output Mode .................................................................................................................................................................. 24
DLV 2-Wire or 3/4-Wire Select .............................................................................................................................................. 24
DLV Module Power Enable ................................................................................................................................................... 25
DLV Current .......................................................................................................................................................................... 25
DLV Active Channel Select ................................................................................................................................................... 25
DLV Status, Excitation Loss .................................................................................................................................................. 25
DLV Status, Phase Lock Loss ............................................................................................................................................... 25
DLV Set Phase Offset ........................................................................................................................................................... 25
DLV Current Threshold .......................................................................................................................................................... 25
OSC (Onboard) Excitation Set Frequency ............................................................................................................................. 26
OSC (Onboard) Excitation Set Voltage ................................................................................................................................. 26
DLV Status, BIT Test ............................................................................................................................................................. 27
Excitation Loss Interrupt Enable ............................................................................................................................................ 27
Signal Loss Interrupt Enable ................................................................................................................................................. 27
BIT Test Fail Interrupt Enable ................................................................................................................................................ 27
Phase Lock Loss Interrupt Enable ......................................................................................................................................... 27
Interrupt Vector ...................................................................................................................................................................... 28
2/4 CH DLV (5*) (PCI) MODULE MEMORY MAP .................................................................................................. 29
OPTIONAL ONBOARD REFERENCE CONTROL ................................................................................................ 30
OSC (Optional Onboard Reference Supply) Set Frequency ................................................................................................. 30
OSC (Optional Onboard Reference Supply) Set Voltage ...................................................................................................... 30
PCI Memory Map ................................................................................................................................................................... 30
GENERAL USE REGISTER MEMORY MAP ......................................................................................................... 31
MEMORY MAP...................................................................................................................................................................... 31
Part Number .......................................................................................................................................................................... 31
Serial Number........................................................................................................................................................................ 31
Date Code ............................................................................................................................................................................. 31
Revisions ............................................................................................................................................................................... 31
Board Ready ......................................................................................................................................................................... 31
Watchdog Timer .................................................................................................................................................................... 31
Soft Reset .............................................................................................................................................................................. 31
Design Version ...................................................................................................................................................................... 31
Platform ................................................................................................................................................................................. 32
Model ..................................................................................................................................................................................... 32
Generation ............................................................................................................................................................................. 32
Special Spec ......................................................................................................................................................................... 32
Interrupt Flow for PCI/cPCI .................................................................................................................................................... 33
75DS2 CONNECTOR/PIN-OUT INFORMATION ................................................................................................... 34
Front Panel Connectors J3, J4: ............................................................................................................................................. 34
Rear Panel Connectors J1, J2: .............................................................................................................................................. 34
Optional Onboard Reference Output ..................................................................................................................................... 34
NAI Synchro / Resolver Naming Convention ......................................................................................................................... 35
SLOT 1 D/S OR DLV ............................................................................................................................................................. 35
SLOT 2 D/S OR DLV ............................................................................................................................................................. 36
Dimensions ............................................................................................................................................................................ 37
PART NUMBER DESIGNATION ............................................................................................................................ 38
Two Channel D/S Module Code Table .................................................................................................................................. 40

Table of Contents