EasyManua.ls Logo

Panasonic DMR-UBS80EG - CI Block Diagram

Panasonic DMR-UBS80EG
93 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
91
11.7. CI Block Diagram
C0_D0-D7
P96001
(COMMON INTERFACE)
IC96001,96002,96003,96004
(3.3V-5.0V LEVEL SHIFT/C0)
IC96401
(CI MAX)
IC51001
(PEAKS-PRO4)
FMI
(C0)
LEVEL
SHIFT
IC96201,96202,96203,96204
(3.3V-5.0V LEVEL SHIFT/C1)
LEVEL
SHIFT
FMI,TS
IN/OUT
I/F
FMI,TS
IN/OUT
I/F
SPI
I/F
TS
IN/OUT
I/F
N4
N7
TS
IN/OUT
I/F
TS
IN/OUT
(C0)
C0_A0-A14
C0_MDO1-MDO7
C0_MDI0-MDI7
CI0_TS
CI0_TSOCLK
C1_D0-D7
FMI
(C1)
M4
M7
TS IN
TS IN
TS OUT
SPI I/F
TS OUT
TS
IN/OUT
(C1)
C1_A0-A14
C1_MDO1-MDO7
C1_MDI0-MDI7
CI1_TSICLK
CI1_TSOCLK
CIM_TSI1
DIGITAL P.C.B.
CIM_TSO1
CIM_TSI2
CIM_TSO2
SPI
DMR-UBS80EG/UBS90EG
CI Block Diagram

Table of Contents

Related product manuals