Samsung HPS5033X/XAC - Video Decoder & Scaler (Svp-Px)

Samsung Electronics
Schematic Diagram
10-9
hg
i
h
atad
h
ctal ot #RW fo egde g
n
i
si
r
esU
sser
d
d
a
h
c
t
al
o
t
#
D
R
& #
RW
f
o
segde
g
nill
a
f
e
sU
a
t
ad
h
c
t
al
o
t
#
RW fo e
g
d
e
gn
i
lla
f
esU
HG
IHWOL
+1A
TU
O
X
T
-3
ATUOX
T
SW
0DS
F7
/
E7x0 = sserdda
e
v
a
l
S C2I
I2C Chip Debug
D7
/
C
7
x
0
= ss
e
r
d
da evalS
C
2I
SW
-2
ATUOX
T
w
ol
+K
LC
AT
U
OXT
+
0
ATUO
XT
wol
sserdda
hc
tal
o
t
E
LA es
U
-
0
A
TU
O
XT
CALL
I
DA
C
KC
S
-
K
LCA
TUOXT
-3
A
T
U
O
XT
K
C
S
e
maN ni
P
PARTS TO
O
B
+
2
ATUOX
T
0DS
-1ATUOX
T
N
IP OT RAEN
610
1D
11-E
T
-B
6
.5Z
L
R
N
OI
T
PO
4201R ,
2
2
0
1
R
,
1
2
0
1
R
: L
ED
*
n
o
i
t
p
O
g
n
it
t
e
S
la
it
inI
R1008
10ohm
1301C
Fn
0
01
7
101C
Fn
0
01
TP1001
1
7
1
01R
m
hoK01
Fn0
01
32
0
1C
5
101R
6
201
C
mh
o
33
m
h
o
K
0
1
9
1
0
1R
Fn
0
0
1
R1026
0ohm 1/10W
11
0
1D
1
1
-
E
T
-B6
.
5ZLR
1
1
-
E
T
-B6
.
5ZL
R
2
1
0
1D
R1002
R1031
1Kohm
1/10W
5
10
1
D
11-
E
T
-B6
.
5
Z
L
R
10ohm
8
20
1C
Fn
0
01
52
0
1R
mhoK
7
.4mh
o
K
7
.
4
4
2
0
1R
R1003
10ohm
4
301C
Fn
0
01
F
n0
01
5
2
0
1
C
2_V3.3B
11-E
T-B6
.
5
Z
L
R
6
0
01
D
8
.1DV_
X
P
m
h
o
K
7
.
4
0
2
0
1
R
0
3
0
1C
F
n0
0
1
11-E
T
-
B
6
.5
Z
L
R
31
0
1D
Fn0
0
1
3
30
1C
Fn
7
.
4
4
0
01C
4
1
0
1C
8
1
0
1
R
F
n
00
1
m
h
oK7.4
m
h
o
3
3
600
1C
2
2
01R
Fn7
4
F
n0
1
6
3
0
1C
0
1
01D
1
1
-E
T-B6
.5
Z
L
R
1
1
-
E
T-B6.
5Z
LR
800
1D
1101C
Fn0
01
9
101C
4.7Kohm 1/10W
Fu22
V
6
1
Fn001
9
2
0
1
C
R1030
23
0
1C
m
h
o
3
3
F
n0
01
410
1
R
1
1
-E
T
-
B6.
5Z
LR
5001D
1
1
-
ET-
B
6.5ZLR
4
1
01D
5
10
1C
Fn001
6
1
01Rmho
3
3
3
30
1R
m
h
o0W0
1/1
Fn
7
.
4
30
0
1
C
2_
V3
.
3
B
Fn001
5
3
0
1
C
900
1
R
mho
0
Fn
0
01
1
2
0
1
RmhoK7
.
4
R1005
6
1
0
1C
10ohm
4
3
01R
10ohm
R1006
R1029
W
0
1
/
1mh
o
0
mho
K7.43
2
0
1R
1/10W 4.7Kohm
Fn
0
1
0
1
01
C
4
0
0
1
D
11-
ET-
B
6
.5Z
LR
3
00
1D
1
1
-E
T-B
6
.
5
Z
L
R
11-
ET
-B
6
.5Z
LR
7001D
Fn
0
01
5
00
1
C
Fp
8
1
R1032 10Kohm
3
1
0
1
C
96
AD4
97
AD5
98
AD6
99
V5B
2
2
01C
F
n0
0
1
89
2
S
F
9
ADDR7
90
VDDH
91
VSSH
92
AD0
93
AD1
94
AD2
95
AD3
81
HS
82
ADDR0
83
ADDR1
84
ADDR2
85
ADDR3
86
ADDR4
87
ADDR5
88
ADDR6 DPA_VS
75
VDDH
76
VSSH
77
VDDC
78
VSSC
79
1S
B
V
C
8
VDDC
80
VSSC
67
DPA_5
68
DPA_4
69
1CDA
_
3
D
DVA
7
DPA_3
70
DPA_2
71
DPA_1
72
DPA_0
73
DPA_HS
74
6
21
_
A
PD
0
6
KLC_A
P
D
1
6
11_
A
PD
26
01
_
A
PD
3
6
9
_APD
4
6
DPA_8
65
DPA_7
66
DPA_6
H
D
DV
35
H
SS
V
4
5
C
DD
V
5
5
C
S
SV
6
5
51
_
A
PD
7
5
41_A
P
D
85
31_
A
PD
95
S
SA_
G
B
_
SSV
A
T
DC
S
6
4
K
L
C
OI
D
UA
7
4
KC
S
8
4
SW
94
S
S
A
_GB
_3D
D
V
A
5
0
DS
0
5
H
DD
V
1
5
HSSV
2
5
83
C
DD
V
93
FU
B
TUO
_
3
D
DVA
4
C
SSV
0
4
S
H
_
N
IA
1
4
SV_N
I
A
24
V5RWP
3
4
L
C
SD
4
4
A
D
SD
54
0
3
C
13
3
CD
A_D
D
V
A
23
3C
D
A
_
SSV
A
3
3
2CDA
_
3
D
DVA
43
1
B
_
B
P
53
2B_B
P
6
3
3
B_B
P
73
B
_
CP
PLF2
255
PAVDD2
256
2
C
DA_
S
S
V
A
62
1R_R
P
7
2
2R_RP
82
3R_R
P
92
F
U
B
T
UO
_
SSV
A
3
4_CP
247
AVSSAPLL
248
XTALI
249
2
CD
A
_
D
DVA
52
XTALO
250
PAVSS1
251
MLF1
252
PAVDD1
253
PAVSS2
254
4
2
AGND
240
VDDC
241
VSSC
242
DGND
243
REGVCC
244
AVDDLLPLL
245
AVSSLLPLL
246
AVDDAPLL
AVCC
233
RX1-
234
RX1+
235
AGND
236
AVCC
237
RX2-
238
RX2+
239
2
_
NFER
V
RXC-
226
RXC+
227
AGND
228
AVCC
229
2
_
P
F
E
R
V
3
2
RX0-
230
RX0+
231
AGND
232
CLKE
219
G_CP
22
BA0
220
BA1
221
PGND
222
PVCC
223
ANTSTO
224
AVCC
225
MA0
211
CS0#
212
CS1#
213
RAS#
214
VDDM
215
VSSM
216
CAS#
217
WE#
218 203
MA5
204
MA4
205
MA3
206
MA2
207
VDDC
208
VSSC
209
3G_
Y
1
2
MA1
210
MA9
198
MA8
199
1TUO
_S
B
V
C
2
2
G_
Y
02
MA7
200
VDDM
201
VSSM
202
MA6
91
#O
KLC
M
091
C
DD
V
1
9
1
C
S
S
V
2
91
VSSR
193
MVREF
194
VDDR
195
MA11
196
MA10
197
M
S
SV
3
81
3SQD
48
1
8
2
DM
581
92DM
6
81
03DM
78
1
1
3
DM
881
0KLCM
9
81
1G
_Y
5
7
1
CSS
V
671
42DM
7
71
52DM
87
1
6
2
DM
97
1
4C
D
A_SSV
A
8
1
72DM
0
81
3MQ
D
18
1
M
D
D
V
281
M
SSV
961
4
C
DA_D
D
V
A
71
2
S
QD
071
02DM
1
71
12DM
271
2
2
DM
371
32DM
4
71
CDDV
C
DD
V
161
C
S
S
V
2
61
61DM
3
6
1
7
1
DM
461
81DM
56
1
91DM
6
6
1
2MQ
D
761
M
DDV
86
1
M
DD
V
4
5
1
M
SSV
5
5
1
1
S
Q
D
6
51
21DM
7
5
1
3
1
DM
851
41DM
9
51
1
CD
A
_
D
DVA
61
51DM
06
1
6
4
1
CD
D
V
7
4
1
C
S
S
V
84
1
8DM
9
4
1
1C
D
A
_
SSV
A
5
1
9
DM
0
5
1
0
1DM
1
5
1
1
1
DM
2
5
1
1
M
Q
D
3
51
1_N
F
E
R
V
4
1
M
D
DV
0
41
MSSV
14
1
0S
Q
D
2
4
1
4DM
3
4
1
5
DM
4
41
6DM
5
4
1
7DM
ASSV
_
SDV
L
2
31
D
S
S
V
_
S
DVL
33
1
D
DD
V
_
S
D
VL
4
31
0
DM
5
31
1DM
63
1
2DM
7
31
3DM
8
31
0
M
QD
93
1
TB1P
125
TB1M
126
TA1P
127
TA1M
128
OSS
V_
S
DV
L
9
21
1
_
P
F
ERV
31
O
DD
V_
S
D
V
L
0
3
1
A
DD
V
_SDVL
1
3
1
TE1M
118
TD1P
119
1
B
F
2
1
TD1M
120
TCLK1P
121
TCLK1M
122
TC1P
123
TC1M
124
11
RESET
110
TESTMODE
111
V5SF
112
LVDS_VSSP
113
LVDS_VDDP
114
LVDS_VSSO
115
LVDS_VDDO
116
TE1P
117 102
ALE
103
CPU_CS
104
SDA
105
SCL
106
VDDC
107
VSSC
108
INTN
109
2BF
1001
C
I
6527-65XP-PVS
2
T
UO
_
SB
V
C
1
1SF
01
AD7
100
RD#
101
WR#
W
0
1/
1
8
0
01C
Fn01
m
h
o0
530
1
R
F
n
0
0
1
*
1
2
3
4
5
0
2
0
1C
1001
NC
m
h
o
0
1
101
R
W
01/1
R1004
10ohm
R1007
10ohm
9
0
01D
1
1
-
ET-
B
6
.
5ZL
R
V5
2
F
n
00
1
93
0
1C
Fn01
90
0
1C
Fn
0
0
1
7
20
1C
42
0
1C
m
ho0
67
0
1
R
F
n
00
1
8
1
0
1C
1001D
11-E
T-
B
6
.
5
Z
LR
Fn
00
1
2
00
1D
1
1
-E
T
-
B6.
5
ZLR
1/10W 0ohm
R1027
R1028
0ohm
1/10W
Fp8
1
10
0
1C
12
0
1C
Fn001
W
01/1
0
101R
m
h
o
0
m
h
oK
01
8
70
1R
Fn
00
1
2101C
V
0
5
F
p51
2
4
1
1C
V0
5
F
p
51
1
41
1C
7
70
1R
m
h
o
0
m
h
o0
38
0
1R
280
1R
m
ho
0
4
8
01R
m
ho0
7001C
mho0
1
801
R
C
C
V_V5B
Fn01
2
00
1C
Fn0
0
1
V
6
1
28.322MHz
E228322557
X1001
NI_
XP
_
Y
N
I_X
P_C
V
3.3_
VT
_4AD
S
V
3.3_VT_4LCS
10ohm
R1001
Y
_
2
P
MOC
R
P
_
1P
MOC
DE
R_
CP
RP
_
2P
MOC
EULB
_CP
BP
_
2P
M
OC
SBVC
_
1OED
I
V
C
_2SHV
S
S
BVC_
TUO
SS
A
_GB
_
3DD
VA_
XP
Y
_
1
SHVS
Y
_
2
SH
V
S
2C
D
A
_DD
VA_X
P
ADS_C
D
D
_
I
MDH
L
CS
_CDD_I
MD
H
K
LC
M
_
I
MDH
P
VS
_SV
_C
P
P
VS_SH_CP
T
LAH
_
S
YS
NI
_
XP_
S
B
VC
S
BVC
_
2
OEDI
V
C_
1SH
V
S
N
I
A
M
_SB
VC
_RE
N
UT
Y
_
1
P
MOC
NEERG
_CP
SVP_Y(0:7)
)
7
:
0(C
_
P
VS
SVP_AD(7) SVP_AD(0) SVP_AD(1) SVP_AD(2) SVP_AD(3) SVP_AD(4) SVP_AD(5) SVP_AD(6)
SVP_AD(0:7)
SVP_CD(7) SVP_CD(0) SVP_CD(1) SVP_CD(2) SVP_CD(3) SVP_CD(4) SVP_CD(5) SVP_CD(6)
SVP_CD(0:7)
)
9
:
0(
E
_V
L
O
D
S
_
I
M
DH
KLC
R
L
_
I
MD
H
K
LCS
_
IM
D
H
)
7
(
C_PVS
)6
(C_
PV
S
)
5
(C
_
P
V
S
)4(C
_P
V
S
K
L
C
_
P
V
S
)3
(C
_
PV
S
)2(
C_
P
V
S
)1(C
_
PVS
)0
(C_PVS
SVP_Y(7) SVP_Y(6) SVP_Y(5) SVP_Y(4) SVP_Y(3) SVP_Y(2) SVP_Y(1) SVP_Y(0)
SVP_HS
SVP_VS
nSMC_CS3
4CDA
_D
D
V
A_X
P
3CDA_
DDVA
_XP
2
CD
A
_S
S
V
A
_X
P
1CDA
_SSVA
_
XP
4CD
A_SSV
A
_XP
1CDA
_
S
SV
A
_
XP
2
CDA_
S
S
VA
_
X
P
FU
B
T
UO
_
3
DD
V
A_X
P
SS
A_G
B
_S
SV
A
_XP
FUBTUO
_SSV
A
_
XP
1CDA
_3D
D
V
A_XP
2
C
D
A
_
3DD
VA_
XP
)
3
(
SQD_RDD
]
1
1
:
0
[AM_RDD
#0
K
L
CM_RDD
SVP_INT
HDMI_RX0- HDMI_RX2-
HDMI_RX0+ HDMI_RX2+
HDMI_RX1-
HDMI_RX1+
HDMI_RXCLK-
HDMI_RXCLK+
BP_
1P
MOC
)6(D
M
_RDD
)7(D
M
_R
DD
)8
(DM
_
R
DD
)
9
(
D
M_
R
DD
)
0
1(DM_RD
D
)
1
1
(D
M_R
DD
)
21(
DM
_
R
D
D
)3
1
(DM_RDD
)
4
1(DM_RDD
)5
1
(
D
M
_
R
DD
)
6
1(D
M
_RDD
)7
1
(D
M_R
DD
)
81(D
M
_RDD
)
91(
DM
_
R
D
D
)0
2
(DM_R
D
D
)12
(
D
M
_
R
D
D
)
22(D
M
_RDD
)32(D
M
_RDD
)
4
2
(D
M_
RDD
)
5
2
(
D
M_
R
DD
)6
2
(DM_RDD
)
7
2
(DM_RDD
)
82
(D
M_
RDD
)
9
2
(D
M
_RDD
)
03(
DM
_
RDD
)
13
(DM_RDD
]
1
3
:
0
[D
M
_RDD
)0
(D
M
_
RDD
]
3
:0
[MQD_RDD
)
0
(SQ
D
_RD
D
)1(SQD
_
RDD
)2(SQD
_RDD
PX_REGVCC PX_AVDDLLPLL PX_AVSSLLPLL PX_AVDDAPLL PX_AVSSAPLL PX_PAVSS1 PX_MLF1 PX_PAVDD1 PX_PAVSS2 PX_PLF2 PX_PAVDD2
3CDA_S
SV
A_XP
V
3
.
3B_H
DD
V
)1
(D
M_R
D
D
)
2
(DM_RDD
)
3
(DM_RDD
)4(DM
_
RDD
)5
(D
M
_RDD
DDR_MA(5) DDR_MA(4) DDR_MA(3) DDR_MA(2) DDR_MA(1) DDR_MA(0)
DDR_CS0# DDR_RAS# DDR_CAS# DDR_WE# DDR_CLKE DDR_BA0 DDR_BA1 PX_PGND PX_PVCC PX_AVCC PX_AGND PX_DGND
)
3
(
E
_V
L
)
2(
E
_V
L
)1
(
E
_V
L
)0(E_
VL
)0(
M
QD
_R
DD
Q
MDDV
Q
M
DD
V
)1
(MQD_RDD
1CD
A
_D
D
V
A_X
P
)2(
MQ
D
_
R
DD
)
3(M
QD
_R
DD
0K
L
C
M_RDD
FE
R
V
M
DDR_MA(11) DDR_MA(10)
DDR_MA(9) DDR_MA(8) DDR_MA(7) DDR_MA(6)
nOE
nWE
SS
V_
S
DV
L
_
X
P
RESET_SVP
DDV
_
SDVL
_
XP
)9
(
E_
V
L
)
8(E_
V
L
)
7
(
E
_V
L
)
6(
E
_
V
L
)
5
(E
_V
L
)4(
E
_V
L
This Document can not be used without Samsung’s authorization.
10-9 VIDEO DECODER & SCALER (SVP-PX)
Power
Signal