Samsung HPS5033X/XAC - Svp-Px Ddr Memory

Schematic Diagram
10-10 Samsung Electronics
835100-5011
R
D
D ot
rae
N
R
D
D
23 X M4
2
6
0
1C
56
78
V
0
5
F
n
0
1
W61
/
1
m
ho22
4001
A
R
12
3
4
1
2
34
5
6
7
8
mh
o
K
1
3
0
0
1
AR
m
h
o
2
2
W61/1
F
n0
0
1
V
61
7
401
C
W
01
/
1
1
4
0
1
R
4
40
1C
9
5
0
1
C
F
n
01
7
5
0
1
C
F
n0
0
1
V
6
1
2001
P
T
1
XP_V5.2B
1
JDA
T
U
OV
2
3
NIV
A5
2
-D7
1
11PA
2
00
1C
I
3
40
1
C
Fn
7
.
4
F
n
7
.
4
5
4
01C
Fn7.4
84
0
1
C
V
6
1
F
u
0
0
1
5
5
01C
A
00
3S
2
1
0
2
ZP
M
190
1
D
B
56
7
8
W61/1
m
h
o
2
2
2
0
0
1AR
1
2
34
F
u
001
V
6
1
0
5
01C
12 34 56 78
RA1008
22ohm 1/16W
14
0
1C
F
n
0
1
1
501
C
35
0
1
C
F
n
0
1
22ohm
R1046
1/10W
m
h
o
1
5
3
40
1R
W
0
1/1
1/10W
R1045
22ohm
FU
1.
0
16
0
1C
F
U
1
.0
V
0
5
V
0
5
1/10W
0
60
1C
1/10W
R1047
22ohm 22ohm
R1048
34
56
78
8
W
6
1
/
1
mho22
7
00
1
A
R
12
W
6
1/1
5
0
01
A
R
12
34
5
6
7
2
5
0
1C
mho2
2
F
n
0
1
2
34 56 78
F
n0
1
8501
C
1/16W 22ohm
RA1009
1
mh
o1
5
W
0
1/
1
44
0
1R
12
34
56
7
8
W
6
1
/
1
mho22
6
0
01AR
m
h
oK01
W
0
1
/1
7801R
m
ho
033
D1021
RLZ3.9B
W0
1
/
1
6
8
01R
E
B
C
1
101Q
Y-3
2
61
C
S
K
4
5
01
C
F
n01
24
0
1
C
F
n
0
1
7A
9
M
6
401C
V6
1
F
n0
01
M11
VREF
M12
NC
M2
BA0
M3
0A
4
M
1A
5
M
3A
6
M
4A
7
M
6A
8
M
2A
5
L
11A
6
L
9A
7
L
5A
8L
NC
L9
CS#
M1
PA/8A
0
1
M
CKE
VSS
K9
RAS#
L1
CK
L10
CK#
L11
NC
L12
NC
L2
NC
L3
BA1
L4
K11
NC
K12
WE#
K2
VDD
K3
VSS
K4
01A
5K
VDD
K6
VDD
K7
NC
K8
SSV
5
J
SS
V
6
J
VSS
J7
VSS
J8
VSSQ
J9
CAS#
K1
VDD
K10
NC
VSSQ
H9
22
QD
1J
QDDV
0
1J
9Q
D
1
1
J
8QD
2
1
J
32QD
2
J
3J
QDD
V
VSSQ
J4
1
1
H
01
QD
21
H
2H
0
2
QD
Q
DDV
3H
VSSQ
H4
SS
V
5H
SSV
6
H
SSV
7
H
S
SV
8
H
SS
V
5
G
SSV
6G
7G
SSV
SS
V
8
G
VSSQ
G9
12
QD
1
H
QDD
V
0
1
H
1
1
QD
VSSQ
F9
DQS2
G1
NC
G10
DM1
G11
DQS1
G12
DM2
G2
NC
G3
VSSQ
G4
11F
21
QD
21
F
81Q
D
2
F
QDD
V
3F
VSSQ
F4
SSV
5F
SSV
6
F
S
SV
7F
SSV
8
F
SSV
5E
SS
V
6
E
SS
V
7E
SS
V
8E
VSSQ
E9
91
QD
1F
QDD
V
01
F
31
QD
S
SV
9
D
71QD
1E
QDD
V
0
1E
51
QD
1
1
E
41QD
2
1
E
61
QD
2E
QDD
V
3E
VSSQ
E4
1
1
D
DQ24
D12
QDDV
2D
VDD
D3
SSV
4
D
VSSQ
D5
S
SV
6
D
SS
V
7D
VSSQ
D8
VSSQ
C5
VDD
C6
VDD
C7
VSSQ
C8
VSSQ
C9
7
QD
1D
VDD
D10
Q
DD
V
QDD
V
9B
6
QD
1
C
VSSQ
C10
DQ26
C11
DQ25
C12
5QD
2
C
VSSQ
C3
VSSQ
C4
1
1B
B12
DQ27 VDDQ
B2
NC
B3
VDDQ
B4
1Q
D
5
B
QDD
V
6
B
QDD
V
7B
DQ30
B8
2
QD
5
A
0QD
6A
DQ31
A7
DQ29
A8
DQ28
A9
4
QD
1B
NC
B10
QDD
V
DQS0
A1
VSSQ
A10
A11
DM3 DQS3
A12
DM0
A2
VSSQ
A3
3
QD
4A
W
01/1
3
0
01
C
I
63
CG
-
E
8
3
23
6
2D4
K
F
n0
01
V61
6
5
0
1C
m
h
oK1
2
4
0
1R
V
6
1
F
u0
0
1
QMDDV
Q
MD
D
V
C
WP
_RDD
V6D
9
40
1C
DDR_DQS(1)
DDR_DQM[0:3]
]
1
3
:
0[D
M_R
D
D
]1
3
:0[DM_RDD
]
11
:
0[AM_RDD
]
1
1
:
0
[
A
M
_R
DD
)
1
1
(
A
M
_R
DD
)5
1
(D
M
_
RDD
)
4
1
(DM_
R
DD
)
3
1(D
M
_RDD
)
2
1
(DM_RDD
)1
1
(D
M
_RD
D
)0
1
(D
M
_RDD
)
9
(
D
M
_
RDD
)
8
(D
M
_RDD
)3(DM_RDD
)
2
(DM_
RDD
)
1(D
M
_RDD
)
0(D
M
_RDD
DDR_DQS(2) DDR_DQS(0) DDR_DQS(3)
DDR_MD(20) DDR_MD(21) DDR_MD(22) DDR_MD(23) DDR_MD(16) DDR_MD(17) DDR_MD(18) DDR_MD(19)
)
8
2(DM_RDD
)
9
2(D
M
_RDD
)
03(
DM
_
RDD
)
1
3(DM
_RD
D
)
42
(D
M
_RD
D
)
5
2(D
M
_RDD
)
6
2
(DM_RDD
)
7
2
(D
M
_RD
D
DDR_RAS#
FER
V
M
DDR_WE#
)7(DM
_RD
D
)6
(DM_RDD
)
5
(
D
M_
RDD
)
4
(D
M
_RDD
#
0
KL
C
M_R
D
D
DDR_CS0#
DDR_DQM(1) DDR_DQM(3) DDR_DQM(0) DDR_DQM(2)
)0
(
AM_R
D
D
)
1
(AM
_
RD
D
)01
(
AM_RD
D
)
2
(
AM_RD
D
)3
(
AM_R
D
D
)4
(
A
M
_RD
D
)5(AM
_
RD
D
)6(AM_RD
D
)
7
(A
M
_RD
D
)
8
(A
M
_RD
D
)
9
(AM
_
R
D
D
DDR_BA0 DDR_BA1
DDR_CAS#
0K
LC
M_
R
DD
DDR_CLKE
This Document can not be used without Samsung’s authorization.
10-10 SVP-PX DDR MEMORY
Power
Signal