Samsung PL120 - Block Diagram

7.BlockDiagram
7.BlockDiagram
E
XTERNAL
INTERFACE
U
S B 2 .0
S
TROBO
Block
P
OWER BLOC K
5
V, 3.3V, 1.02V,
1
8V 6
5V 13V
S
LCD BLOCK
M
X25L320 5DZNI
-1
2G
P
WM IC
NTS C/PAL
A
F LED
1
.
8
V,
-6
.
5
V,
1
3V,
BLEDP
5
V → S .LCD BL
3
3V → S D Audio
M
OS I, MISO,
CLK, CS
M
icro S D
I
GBT Drive r
(LD7265 A)
1
2G
F
P GA IC
(
I
CE65L01F )
(
BD9355MWV)
M
AIN BLOCK
3
.
3
V
→
S
D,
A
udio,
TG(3V, 1.8V),
TGIO(3.3V)
FP GA(3.3V)
1.8V → FP GA(1.2V)
8
bit
S PI
LCD
S YNC
M
icro S D
(
)
L
DO
DC/DC
S
LCD INTERFACE
C
OACH-13S
(ZR364263NCCG)
R
TC
M
CP
(K561G1HLCM)
N
AND-Flas h
1
G
8
bit
E
xterna l Crystal
Ma in : 12MHz
V
DDPWR → DSP(CP WR)
1.5’ S ub LCD
S PI
Inte rnal
AUDIO CODEC
1
G
8
bit
1
6bit
216MHz
M
LCD INTERFACE
2.7’ MAIN LCD
8bit/
27MHz
S PI
R
AW IMAGE Block
R
TC : 32.768kHz
CCD / TG : 38MHz
DDR2-S DRAM
1G
CCLKOUT
HD,VD,
CCLK
S PI
TG + AFE
(ADDI9004
XBCZRL)
14M CCD
Ima ge S e nsor
1ch. MIC
LENS
x5
D
EBUG
INTERFACE
J
TAG
M
OTOR
Drive r IC
(BU24033GW)
Spe a ke r
J
TAG
UART
7-1Copyright©1995-2011SAMSUNG.Allrightsreserved.