Sansui A-X950 - Page 10

A-X950
©1C51832F-10/LH5P832N-12/HM65256BFP-10T
<S-RAM>
A1l4~A8 [7 ) Address ()
AT~AO BY Row Address
<S-RAM>
AO~A14 Address input
[nw rendeerive input
ee mee Output enable input
OF/AFSH Refresh input
| te Chip enable input
L/01~1/08| Data input/output
| Ypp | Power Supply Termina
i
VYpp GND
Td
Columu
J) Colume Decorder
Sense Amp,
1/0 Gate
iil
ane
naa
aaa
ae Memory Array
is 256%128x8
aaa
Data Input
Buffer @)
Buffer
r
LY01~1/8
_
Buffer ®) [0]
rl
Refresh
Counter ()
Emz
ock
nerator
aA)
Buffer @)
Row Decorde:
Data Output
© YSS215 <Digital Signal Processor>
: @-@
©8608 Bo
®® ©
©-@
go 225 5
3 Q 5 = &a26 z
t CL) &
> a
ag
z
>
oO
E
2
~
=
ie]
ni
o
8
5
m
z
5
3
>
5
3
o
g
i og
2
ao
— =
o
.
z
Z
Sf
= nm
=
3
Bz
3
3
$
&
Q 3 Ye
9 3 3
§ eg
s i
2 3 x
2
Pad
3
3
=
a
Jeuks
@OHOGOO © © © OH
Qouks
® @
®