Sanyo DP50741 - Block Diagram Signal Lines

– 27 –
BLOCK DIAGRAM SIGNAL LINES
Video1_S(Y/C) Video1_CVBS
Video2_Y(CVBS),Pb,Pr Video3_Y,Pb,Pr
I2C_CLKA, I2C_DATA
SPI
Flash
DDR2
366MHz
PANEL PDP
HDMI1
PC(R) PC(G) PC(B)
PC_HSYNC
PC_VSYNC
Digital Audio Output
HDMI
SW
IC6600
8VSB/QAM
Demod
LVDS
Audio
_SW
Video1 _L/R Video2_L/R Video3 _L/R
L R
14,5
49,50
910
13
3
17 21
15,2 11,4
PC _L/R
12,1
AUDIO_SW2
IC1200
Q1201
AUDIO_SW1
Q1200
HDMI2 HDMI3
Q1203 Q1202
9V
1
4
27 30
60 52
5,6 3,4
19 20
18
226
205
204
139 138
172,174,170
EEPROM
RC_IN KEY_IN
M_MUTE
Front Control
Control
Power Unit
(PDP Panel)
AC in (120V)
RESET
IC5900
IC801
IC1801
17
LED_ON1
Q1801
21
PC_LED_ON
Q1802
25
LED_ON1
IC2404
26
IC2405
IC2402 IC2401
5V_STBY
L:1, R:7
13, 10 9, 6
Line Output
AMP DAC
L R
Speaker
IC5700
IC6200
IC001
AMP
AUDIO_POW
D1.8V_DDR
IC5750
D3.3V
Tuner A6100
Digtal&Analog_IF
I2C I2C
21,19
14,15
135,136
152,153
5V
DP52740BLOCK DIAGRAM SIGNAL LINES
D3.3V D1.1V D1.8V
IC5500
132
PNL_CTRL
23
Mute
22
MUTE
SUB_CPU
IC800
Q1001, Q1002
161,162
REG_SW3N IC800(6)
3 4
5
USB
IC8500
5V
Q8500
BTSC
Decode
NTSC
Decode
NTSC
Demod
DEMUX
LVDS
Out
OSD
Video/Audio
ADC
MPEG2
Video Decode
HDMI
Rx
AC-3
Decode
Scaler
CPU
(MIPS)
Audio
Processing
Video
Processing