Sony CDP-561 - Section 5: Printed Wiring Board Diagrams (BD); BD Board Component Layout

5-4. SCHEMATIC DIAGRAM — BD SECTION —
¢ See page 8 for IC Pin Function. (IC101)
ps
of
a
LAON
WM
11 12 13
A, OPTICAL PICK-UP
(KSo=2 LSBAAEHN)
2
ol—)
NS
[XR REAR R ASR EEE ES!
LA POWER ABJ
> Ld Pp
<>
ey FCS COIL
000
zeal [B+]
{BD BOARD) <AtSV>- 124 0.475 CTi0 0.0047n RI10 100 0108 1.0 <At5V>
D45V
:
af
|
Seameaeeen
~ Dp not :
| es ae i 7
ee
is
RE
AMP
ip
KCL
Li
+4
=
TE
]
C1
03
1
|
'
—}-———ABATA
ess
©)
c0
aa
gs
| Os || groz 1pox| 2 Bar FIA 150%
aed F (=e
R144, f0x 2.6 Series | |
| [ ese art > 6 Sa a
Ee | ee 2D 2.6
|
OFS
a
RIA7
22k
OS)
2.6
: ctlig 2-6 » Of loop
15) A
|
0
:
Q
Q.
101
MSH71d
a
+ or () vec e328 OHI eo PRIVY
i L GN Ip G7 F< SOW
|
RF
45V
on
+
5.1
ae
2 IOP
=~ @ Vv >
' Be SH Ta-
$5 8 & 1C101 eviees 7 r Tt a
. +/2¥CC
DIGITAL SERVO
t & $
>
| xr, DIGITAL SIGNAL PROSESSOR 5
oye | Savas
“—
SCLK
IC\or
||
|
(23) [ » CX92545@ M101
(S)
(i
ea sens TT ail -
(a)
er
=
|
SPINSLE
MOTOR
fg)
EON
HI
hess
ay FORT i= Pa
r px ors [it aH 1C102
sy
pba
0
eee
TTT
RE
7
BTL
DRIVER
pre eer Tey
> <| XRST | |
shame | fee TT Laoag
hm sack |] { ++
fon rs cme 8 aT,
TC
coe
eae
=
ao
SEarani: lex ae ne
Onn
19
DOOQOSSOSOOH®
Se
Page
S a
o WACK || — CE PD STATS OEE
bh) XTALI6.9M |_| gis
i +7V
ao
GNB
nad
LIMIT.SW
C1} +7V
tT GNB
°®)
So 9 9 9 9 9 959 9 9 % guy 9 9 $]
} 4IN BOARD CN3Of
* Signal path,
TRK COIL 2 AXIS
mcm 2ars | e> 0
ZZ>> digital out
NOTE
e All capacitors are in #F unless otherwise noted. pr: gpF
SOW or less are not indicated except for electrolytics
and tantalums,
*All resistors are in Q and 1/4W or less unless otherwise
specified,
Note:The components identified by mark ANor dotted
line with mark AXare critical for safety,
Replace only with parf number specified,
« [B+] :Bt Line.
«Voltages and waveforms are de with respect to ground
under no-Signa!l conditions,
no mark:SIQP
«Voltages are taken with a VOM(Input impedance 10MQ).
Voltage variations may be noted due to norma! produc-
tion tolerances,
e Waveforms are taken with a oscilloscope.
Voltage variations may be noted due to norma! produc-
tion tolerances,
*Circled numbers refer to waveforms,
e Waveformes
WIR
\) 4 +¢ YY X)
ANY
YY) Wy '
|
AW
viata
WY
APPROX 500mVp-p
IC101 @) PLAY
@
TMU. 2 sy
ALT TTT
APPROX 200mVp-p
IC101 PLAY
®
2.6Vp-p
ian ©
7.5 usec
nae ina as
IC101 PLAY
IC102 BA6392FP
qa
CAPA IN 1
CHi RIN
BUFF oO
wo,
VY
sia
INTERFACE
oO °
CH! F IN
VREF IN (6) S > Fc aall
VREF OUT (7)
GNO (8)
CH2 F IN (3) 2
[a _[intenrace
CH2 R IN
CAPA IN 2
oe,
QF (>)
cH2 out F (3)—<] ©
GND (14)
| >—G@) cHe ouT F
> CH4 OUT R
F
(20) CH3 F IN
inreneace|
CHS RIN
(18) CAPA IN 3
BUFF
>of > {7 cH3 OUT R
BUFF
(16) CH3 OUT F
(15) MUTE
- iC Block Diagrams
IC101 CXD2545Q
i
XTAl XTAO
(5) VPCO
Oo st ar
im 3) pr
wn _ oOo
we x< >
CNEIEHES-“2D
CLOCK
\ | GENERATOR
DIGITAL
PLL
[
o< cp wa ro m
D
wo
BA
mo moa ede
© m =x 35 om en c= > a So B
RESISTER
ae
>= orotetson
e—____reisee |
leeeless =
SSOR
PROC
@y
NOI 18-TIMES
| HOLS, OVERSAMPL ING;
FILTER
‘ CONVERTER
BUFF.
MIRR
FCT
FOK SETE
CLV
PROCESSOR
32K RAM
ADRESS
GENERATOR
ERROR CORRECTOR
ee Eee
ee
CTOR ee (2) FOK
PRIORITY
ENCOBER
PROCESSOR i oe
D/A
(——1oata processor
SERVO
9
SEQUENCER
EBnS ‘AM |
ERAGE ae oe ee
pre ee
CDP-561/561E
PSSL
Al
PARALLEL I-40) ba01-16
MUTE
PEAK DETECTOR
MAZ
oe eee
CPU INTERFACE ee CLOK
XLAT
) OUT
SENS
SRON, SROR
TFDR, TFON
TRON, TROAR
FFOAR, FFON
FRON, FROR