EasyManua.ls Logo

Sony CDP-S37 - Page 13

Sony CDP-S37
19 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
3-6.
IC
BLOCK
DIAGRAM
e
IC3
CXA-1082BQ
°
IC8
LC9G0OPM-144
°1C11
M5204P
©
1C12
M5231TL
2
$
§
8%
8
es
g
&
¥
8
eee
£m
esees
os
@
@
OO
®
QB
ovecG?
7
LOOP
FILTER
i
Een
START
CIRCUIT
REFERENCE
VOLTAGE
SPOLO
HEADPHONE
CIRCUIT
SPOLO
i
[?L
DATA
MEMORY
ADDRESS
DECODER
OVERHEAT
WOCK
MEMORY
CONVERT
MEMORY
Hi
BUFFER
PROTECTION
MATRIX
SIRE
128x128
FOK
@l)
MipR
OUT
DECODER
DECODER
eon
Over
@)
FSim4-TGI~2.TMINT—PSI~3
SUrneN
as
ee
ee
ee
ay
Pee
tere
res
()—@)
D.—O—-B-O7)O)—_O
10
“1
K2)
2
O-®
TE®
Lr
©
mn
m w
=
©
-
N
Mo
=
5
2S
a
2
<=
=
<a
<=
<=
=
=z
<=
i<)
i<)
i)
z
5
Ze
4
rc}
Oo
a
3
126
@6
°1C4,
5
CXA1291P
2
§
b
OM
?
f
R
6
aTsc@?)
FOCUS
!
i
©
IC1
M5294P
;
tonto}
Vee
NC
NC
Vee
OUT3
ING
INS
FE@8)
eIC9
CXD2550P
BALANCE
8
IN1
(N2
OUT1
Vee
OQUT2
IN3
INd
)
e1C10
CXD1161P-2
(9B1T
COUNTER)
Vee
rT
Daye
5
4
=
a
5
a
einlia
PARALLEL
SERIAL
9
i“
se
8
3
ere
te
“ToMvERTER
RAM
FOR
"0
+3.4VQ)
53
2
zs
Fc
ree
has
cd
TENE
ORDER,
(17)
(6)
(15)
ROM
ee:
Ea
R-STRING
LEVEL
SHIFT
©
Chbhdiry
=
=
CAPACITY
se
=
+5V
DELAY
©
LATCH
RAM
FOR
fa
cmon
|
%
pa
TIMING
GENERATOR
[crm
TER]
C)
FIR
LIMITTER
NOISE
SHAPER
&
SERIAL
PARALLEL
ARITHMETIC
CIRCUIT
CONVERTER
(ROUND
OFF)
=
3)
oo
>
—17—
—18—

Related product manuals