EasyManua.ls Logo

Technics SL-PJ37A

Technics SL-PJ37A
36 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Sos
he
ame
om,
25
el
Ce
bal
e
1C301
(MN6625):
Digital
signal
processor
(Not
used,
connected
to
GND)
Clock
input
(16.9344
MHz)
Clock
output
(16.9344
MHz)
(Not
used,
open)
EFM
I
Modulation
data
a
NO
0
oO
mK
PLL
extract
clock
(4.2336MHz)
w@
a
vu
oO
oO
PLL
frequency
comparision
signal
eae
ae
Pin
Mark
vO
Function
Fin
Mark
io
Function
No.
Division
No.
Division
|—-
a
oe
1
BYTCK
ray
Serial
data
byte
clock
25
MCLK
I
Data
clock
for
MDATA
(Not
used,
open)
+
26
MDATA
|
Mode
control
data
*
2
FCLK
ray
Crystal
frame
clock
(Not
used,
open)
27
DMUTE
!
Data
mute
command
De-emphasis
ON
signal
=<
Tracking
servo
ON
signal
3
DEMPH
fe)
(de-emphasis
ON
at
‘‘H”)
TRON
|
(tracking
servo
ON
at
“L”)
4
SRDATA
'
0
Serial
data
output
(MSB
first)
29
STAT
Oo
Status
command
for
CRC
etc...
5
SCLK
ie)
Serial
bit
clock
output
-
see
P
Subgede
serialoutsut
dats
6
LACK
Oo
LR
discrimination
clock
(88.2kHz)
(Not
used,
open)
i
Serial
data
output
word
clock
Clock
for
sub-code
serial
output
7
WDCK
;
F
4
L
channel
deglitch
signal
8
LDG
iNot
used,
open)
32
SMCK
fe)
System
clock
(4.2336MHz}
paeed
4
Ane
6
R
channel
deglitch
signal
33
vbD
I
Power
supply
(connected
to
+4.9V):
(Not
used,
open)
-
34
MEMP
|
Deemphasis
command
Interpolation
flag
Ne
ecient
ne
35
FG
|
Turntable
motor
FG
signal
input
:
d
Error
flag
terminal
(Noluses
open)
11
FLAG
fo)
|
(Not
used,
open)
36
PC
O
Turntable
motor
ON
command
12
XCK
°
Clock
(16.9344
MHz)
output
(ON
at
“L")
(Not
used,
open)
T
deasicen
EC
Oo
Turntable
motor
drive
signal
est
mode
selection
(Not
used,
connected
to
+4.9V)
ms
aray
6
Resynchronizing
signal
14
Digital
signal
eure
(Not
used,
open)
e
(Not
used,
open)
-
-
Modaseiaesct
|
32
|
po
Drop-out
detection
signal
15
(“L":normal,
““H”:SLEEP
mode)
(Drop-out
at
"H’")
(Not
used,
connected
to
GND)
SRF
|
Sliced
RF
signal
16
CSEL
|
Test
terminal
(’’L’’:
normal)
Pa
|
ec
44
D7
BLKCK
Sub-code
Q
data
block
5
s
Te)
16K
RAM
data
input/output
clock
(75
Hz)
54
DO
L
is
eee
CLDCK
Sub-code
frame
clock
(7.35kHz)
52
RAM
OE
ie)
Read
out
enable
SUBQ
|
oo
|
Sub-code
Q
data
sd
DA
.
_|
eeu
d
epee
Teed
command
for
mode
contro!
64
RAM
A10
(RAMAO:
LSB,
RAMA10:
MSB)
=
44
=

Related product manuals