EasyManua.ls Logo

Technologic Systems TS-7400 - Appendix B: Memory and Register Map

Default Icon
46 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
TS-7400/TS-9441 MANUAL
APPENDIX B: MEMORY AND REGISTER MAP
APPENDIX B: MEMORY AND REGISTER MAP
Address Region Function
0xF000_0000 - 0xFFFF_FFFF nCS0 (not used)
0xD000_0000 - 0xDFFF_FFFF SDRAM (not used)
0xC000_0000 - 0xCFFF_FFFF SDRAM (not used)
0x8084_0000 - 0x8084_00C8 GPIO control registers
0x8000_0000 - 0x800F_FFFF AHB mapped registers
0x7000_0000 - 0x7FFF_FFFF CS7 (bit bus cycles)
0x6000_0000 - 0x6FFF_FFFF CS6 (Flash)
0x3000_0000 - 0x3FFF_FFFF CS3 (not used)
0x2000_0000 - 0x2FFF_FFFF CS2 (16-bit bus cycles)
0x1000_0000 - 0x1FFF_FFFF CS1 (8-bit bus cycles)
0x0001_0000 - 0x0000_FFFF SDRAM region
Register Address Function
0x8090_0020 Cirrus A/D lock register
0x8090_0018 Cirrus A/D channel select register
0x8090_0008 Cirrus A/D result register (RO)
0x808D_0000 - 0x808D_FFFF UART2 control registers
0x808C_0000 - 0x808C_FFFF UART1 control registers
0x808A_0000 - 0x808A_FFFF SPI control registers
0x8084_0044 LCD_EN, LCD_RS, LCD_WR direction reg.(bits3-5)
0x8084_0040 LCD_EN, LCD_RS, LCD_WR data reg.(bits3-5)
0x8084_0034 DIO_8 direction register (bit 1)
0x8084_0030 DIO_8 data register (bit 1)
0x8084_0020 On-board LEDs register (bits 0, 1)
0x8084_0018 Port C direction register
0x8084_0008 Port C data register
0x8081_0000 - 0x8081_FFFF Timer Control registers
0x8080_0000 - 0x8FFF_FFFF APB mapped registers
0x800B_0000 - 0x800B_FFFF VIC 0 registers
0x8006_0000 - 0x8006_FFFF SDRAM control registers
0x8002_0000 - 0x8002_FFFF USB registers
0x8001_0000 - 0x8001_FFFF Ethernet MAC registers
0x60c0_0002 GPBUS data register with address auto-increment
(read/write of this register initiates GPBUS bus cycle
with automatic increment of 8-bit address register at
0x12c0_0002)
0x60c0_0000 GPBUS data register (read/write of this register
initiates GPBUS bus cycle)
0x62c0_0002 GPBUS address register (write only)
0x6040_0003 ECC bits 21-16, read/write of this register resets ECC
bits
bit 5:0 - ECC bits 21-16
bit 7:6 - reserved
* ECC is fed by read or write data to the flash data
register at 0x6000_0000
0x6040_0002 ECC bits 15-8
0x6040_0001 ECC bits 7-0
0x6040_0000 NAND flash control register
bit 0 - ALE signal
bit 1 - CLE signal
bit 2 - CS signal
© May, 2010 www.embeddedARM.com 43

Table of Contents