EasyManua.ls Logo

Texas Instruments AM1808 - Page 101

Texas Instruments AM1808
265 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
AM1808
www.ti.com
SPRS653E FEBRUARY 2010REVISED MARCH 2014
6.10.5 EMIFA Electrical Data/Timing
Table 6-19 through Table 6-22 assume testing over recommended operating conditions.
Table 6-19. Timing Requirements for EMIFA SDRAM Interface
1.3V, 1.2V 1.1V 1.0V
NO. UNIT
MIN MAX MIN MAX MIN MAX
Input setup time, read data valid on EMA_D[15:0] before
19 t
su(EMA_DV-EM_CLKH)
2 3 3 ns
EMA_CLK rising
Input hold time, read data valid on EMA_D[15:0] after
20 t
h(CLKH-DIV)
1.6 1.6 1.6 ns
EMA_CLK rising
Table 6-20. Switching Characteristics for EMIFA SDRAM Interface
1.3V, 1.2V 1.1V 1.0V
NO. PARAMETER UNIT
MIN MAX MIN MAX MIN MAX
1 t
c(CLK)
Cycle time, EMIF clock EMA_CLK 10 15 20 ns
2 t
w(CLK)
Pulse width, EMIF clock EMA_CLK high or low 3 5 8 ns
3 t
d(CLKH-CSV)
Delay time, EMA_CLK rising to EMA_CS[0] valid 7 9.5 13 ns
4 t
oh(CLKH-CSIV)
Output hold time, EMA_CLK rising to EMA_CS[0] invalid 1 1 1 ns
5 t
d(CLKH-DQMV)
Delay time, EMA_CLK rising to EMA_WE_DQM[1:0] valid 7 9.5 13 ns
Output hold time, EMA_CLK rising to EMA_WE_DQM[1:0]
6 t
oh(CLKH-DQMIV)
1 1 1 ns
invalid
Delay time, EMA_CLK rising to EMA_A[12:0] and
7 t
d(CLKH-AV)
7 9.5 13 ns
EMA_BA[1:0] valid
Output hold time, EMA_CLK rising to EMA_A[12:0] and
8 t
oh(CLKH-AIV)
1 1 1 ns
EMA_BA[1:0] invalid
9 t
d(CLKH-DV)
Delay time, EMA_CLK rising to EMA_D[15:0] valid 7 9.5 13 ns
10 t
oh(CLKH-DIV)
Output hold time, EMA_CLK rising to EMA_D[15:0] invalid 1 1 1 ns
11 t
d(CLKH-RASV)
Delay time, EMA_CLK rising to EMA_RAS valid 7 9.5 13 ns
12 t
oh(CLKH-RASIV)
Output hold time, EMA_CLK rising to EMA_RAS invalid 1 1 1 ns
13 t
d(CLKH-CASV)
Delay time, EMA_CLK rising to EMA_CAS valid 7 9.5 13 ns
14 t
oh(CLKH-CASIV)
Output hold time, EMA_CLK rising to EMA_CAS invalid 1 1 1 ns
15 t
d(CLKH-WEV)
Delay time, EMA_CLK rising to EMA_WE valid 7 9.5 13 ns
16 t
oh(CLKH-WEIV)
Output hold time, EMA_CLK rising to EMA_WE invalid 1 1 1 ns
17 t
dis(CLKH-DHZ)
Delay time, EMA_CLK rising to EMA_D[15:0] tri-stated 7 9.5 13 ns
18 t
ena(CLKH-DLZ)
Output hold time, EMA_CLK rising to EMA_D[15:0] driving 1 1 1 ns
Copyright © 2010–2014, Texas Instruments Incorporated Peripheral Information and Electrical Specifications 101
Submit Documentation Feedback
Product Folder Links: AM1808

Table of Contents

Related product manuals