Texas Instruments AM1808 - Page 184

t
r
t
f
V
CRS
90% V
OH
10% V
OL
USB_DM
USB_DP
t
per −
t
jr
AM1808
SPRS653E –FEBRUARY 2010–REVISED MARCH 2014 www.ti.com
6.20.2 USB0 [USB2.0] Electrical Data/Timing
The USB PHY PLL can support input clock of the following frequencies: 12.0 MHz, 13.0 MHz, 19.2 MHz,
20.0 MHz, 24.0 MHz, 26.0 MHz, 38.4 MHz, 40.0 MHz or 48.0 MHz. USB_REFCLKIN jitter tolerance is 50
ppm maximum.
Table 6-91. Switching Characteristics Over Recommended Operating Conditions for USB0 [USB2.0] (see
Figure 6-44)
1.3V, 1.2V, 1.1V, 1.0V
LOW SPEED FULL SPEED HIGH SPEED
NO. PARAMETER UNIT
1.5 Mbps 12 Mbps 480 Mbps
MIN MAX MIN MAX MIN MAX
1 t
r(D)
Rise time, USB_DP and USB_DM signals
(1)
75 300 4 20 0.5 ns
2 t
f(D)
Fall time, USB_DP and USB_DM signals
(1)
75 300 4 20 0.5 ns
3 t
rfM
Rise/Fall time, matching
(2)
80 120 90 111 – – %
4 V
CRS
Output signal cross-over voltage
(1)
1.3 2 1.3 2 – – V
5 t
jr(source)NT
Source (Host) Driver jitter, next transition 2 2
(3)
ns
t
jr(FUNC)NT
Function Driver jitter, next transition 25 2
(3)
ns
6 t
jr(source)PT
Source (Host) Driver jitter, paired transition
(4)
1 1
(3)
ns
t
jr(FUNC)PT
Function Driver jitter, paired transition 10 1
(3)
ns
7 t
w(EOPT)
Pulse duration, EOP transmitter 1250 1500 160 175 – – ns
8 t
w(EOPR)
Pulse duration, EOP receiver 670 82 – ns
9 t
(DRATE)
Data Rate 1.5 12 480 Mb/s
10 Z
DRV
Driver Output Resistance – – 40.5 49.5 40.5 49.5 Ω
11 Z
INP
Receiver Input Impedance 100k 100k - - Ω
(1) Low Speed: C
L
= 200 pF, Full Speed: C
L
= 50 pF, High Speed: C
L
= 50 pF
(2) t
RFM
= (t
r
/t
f
) x 100. [Excluding the first transaction from the Idle state.]
(3) For more detailed information, see the Universal Serial Bus Specification Revision 2.0, Chapter 7. Electrical.
(4) t
jr
= t
px(1)
- t
px(0)
Figure 6-44. USB2.0 Integrated Transceiver Interface Timing
184 Peripheral Information and Electrical Specifications Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM1808