EasyManua.ls Logo

Texas Instruments AM1808 - Page 22

Texas Instruments AM1808
265 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
AM1808
SPRS653E FEBRUARY 2010REVISED MARCH 2014
www.ti.com
Table 3-7. External Memory Interface A (EMIFA) Terminal Functions (continued)
SIGNAL
POWER
TYPE
(1)
PULL
(2)
DESCRIPTION
GROUP
(3)
NAME NO.
EMA_A[22] / MMCSD0_CMD /
A10 O CP[18] B
PRU1_R30[30] / GP4[6]
EMA_A[21] / MMCSD0_DAT[0] /
B10 O CP[18] B
PRU1_R30[29] / GP4[5]
EMA_A[20] / MMCSD0_DAT[1] /
A11 O CP[18] B
PRU1_R30[28] / GP4[4]
EMA_A[19] / MMCSD0_DAT[2] /
C10 O CP[18] B
PRU1_R30[27] / GP4[3]
EMA_A[18] / MMCSD0_DAT[3] /
E11 O CP[18] B
PRU1_R30[26] / GP4[2]
EMA_A[17] / MMCSD0_DAT[4] /
B11 O CP[18] B EMIFA address bus
PRU1_R30[25] / GP4[1]
EMA_A[16] / MMCSD0_DAT[5] /
E12 O CP[18] B
PRU1_R30[24] / GP4[0]
EMA_A[15] / MMCSD0_DAT[6] /
C11 O CP[19] B
PRU1_R30[23] / GP5[15] / PRU1_R31[23]
EMA_A[14] / MMCSD0_DAT[7] /
A12 O CP[19] B
PRU1_R30[22] / GP5[14] / PRU1_R31[22]
EMA_A[13] /PRU0_R30[21] / PRU1_R30[21]
D11 O CP[19] B
/ GP5[13] / PRU1_R31[21]
EMA_A[12] / PRU1_R30[20] / GP5[12] /
D13 O CP[19] B
PRU1_R31[20]
EMA_A[11] / PRU1_R30[19] / GP5[11] /
B12 O CP[19] B
PRU1_R31[19]
EMA_A[10] / PRU1_R30[18] / GP5[10] /
C12 O CP[19] B
PRU1_R31[18]
EMA_A[9] / PRU1_R30[17] / GP5[9] D12 O CP[19] B
EMA_A[8] / PRU1_R30[16] / GP5[8] A13 O CP[19] B
EMA_A[7] / PRU1_R30[15] / GP5[7] B13 O CP[20] B
EMIFA address bus
EMA_A[6] / GP5[6] E13 O CP[20] B
EMA_A[5] / GP5[5] C13 O CP[20] B
EMA_A[4] / GP5[4] A14 O CP[20] B
EMA_A[3] / GP5[3] D14 O CP[20] B
EMA_A[2] / GP5[2] B14 O CP[20] B
EMA_A[1] / GP5[1] D15 O CP[20] B
EMA_A[0] / GP5[0] C14 O CP[20] B
EMA_BA[0] / GP2[8] C15 O CP[16] B
EMIFA bank address
EMA_BA[1] / GP2[9] A15 O CP[16] B
EMA_CLK / PRU0_R30[5] / GP2[7] /
B7 O CP[16] B EMIFA clock
PRU0_R31[5]
EMA_SDCKE / PRU0_R30[4] / GP2[6] /
D8 O CP[16] B EMIFA SDRAM clock enable
PRU0_R31[4]
EMA_RAS / PRU0_R30[3] / GP2[5] /
A16 O CP[16] B EMIFA SDRAM row address strobe
PRU0_R31[3]
EMA_CAS / PRU0_R30[2] / GP2[4] /
A9 O CP[16] B EMIFA SDRAM column address strobe
PRU0_R31[2]
EMA_CS[0] / GP2[0] A18 O CP[16] B EMIFA SDRAM Chip Select
EMA_CS[2] / GP3[15] B17 O CP[16] B
EMA_CS[3] / GP3[14] A17 O CP[16] B
EMIFA Async Chip Select
EMA_CS[4] / GP3[13] F9 O CP[16] B
EMA_CS[5] / GP3[12] B16 O CP[16] B
EMA_A_RW / GP3[9] D10 O CP[16] B EMIFA Async Read/Write control
22 Device Overview Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM1808

Table of Contents

Related product manuals