EasyManua.ls Logo

Texas Instruments AM1808 - Page 244

Texas Instruments AM1808
265 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
GP [ ]
asinput
n m
2
1
GP [ ]
asinput
n m
GPn m[ ]
asoutput
4
3
2
1
AM1808
SPRS653E FEBRUARY 2010REVISED MARCH 2014
www.ti.com
6.32.2 GPIO Peripheral Input/Output Electrical Data/Timing
Table 6-134. Timing Requirements for GPIO Inputs
(1)
(see Figure 6-84)
1.3V, 1.2V, 1.1V, 1.0V
NO. UNIT
MIN MAX
1 t
w(GPIH)
Pulse duration, GPn[m] as input high 2C
(1) (2)
ns
2 t
w(GPIL)
Pulse duration, GPn[m] as input low 2C
(1) (2)
ns
(1) The pulse width given is sufficient to generate a CPU interrupt or an EDMA event. However, if a user wants to have the device
recognize the GPIx changes through software polling of the GPIO register, the GPIx duration must be extended to allow the device
enough time to access the GPIO register through the internal bus.
(2) C=SYSCLK4 period in ns.
Table 6-135. Switching Characteristics Over Recommended Operating Conditions for GPIO Outputs
(see Figure 6-84)
1.3V, 1.2V, 1.1V, 1.0V
NO. PARAMETER UNIT
MIN MAX
3 t
w(GPOH)
Pulse duration, GPn[m] as output high 2C
(1) (2)
ns
4 t
w(GPOL)
Pulse duration, GPn[m] as output low 2C
(1) (2)
ns
(1) This parameter value should not be used as a maximum performance specification. Actual performance of back-to-back accesses of the
GPIO is dependent upon internal bus activity.
(2) C=SYSCLK4 period in ns.
Figure 6-84. GPIO Port Timing
6.32.3 GPIO Peripheral External Interrupts Electrical Data/Timing
Table 6-136. Timing Requirements for External Interrupts
(1)
(see Figure 6-85)
1.3V, 1.2V, 1.1V,
1.0V
NO. UNIT
MIN MAX
1 t
w(ILOW)
Width of the external interrupt pulse low 2C
(1) (2)
ns
2 t
w(IHIGH)
Width of the external interrupt pulse high 2C
(1) (2)
ns
(1) The pulse width given is sufficient to generate an interrupt or an EDMA event. However, if a user wants to have the device recognize the
GPIO changes through software polling of the GPIO register, the GPIO duration must be extended to allow the device enough time to
access the GPIO register through the internal bus.
(2) C=SYSCLK4 period in ns.
Figure 6-85. GPIO External Interrupt Timing
244 Peripheral Information and Electrical Specifications Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM1808

Table of Contents

Related product manuals