Vector 4 - Page 69

RAM/PROM and Video portions of SBC Schematic (Exhibit VI-2 (C))
ué
u3s
2732
12764)
Q
B7
U1z
(23
U3z
741595
o
0
W
W
hY)
m
n
74,530
(DLATCH
(3) 1009 -1
Schematic Schematic Schematic Block
Notation Subsystem Page Diegram
Title Number Number(s)
B6 PROM Subsystem Page 2 31, 39
RAM/PROM System| B7 CPU RAM Buffers Page 2 11
B8 CPU MUX Lateh Page 2 41
C3 Video MUX Latch Page 2 42
C4 Character Generators Page 2 43
O Alpha Mode Shift Registers Page 2 44
Cé6 320 Mepping RAM Page 2 35
C17 Gray/Color Decoder Page 2 28
Video System C8 Video Bit MUX Page 2 38
C9 Video Bit Latch Page 2 40
C10 Alpha/Graphic MUX Page 2 46
Cl1 4-Bit D/A Page 2 45
C12 Graphic Mode Shift
Registers Page 2 33
C13 Video Combiner Page 2 46, 47, 48
+5vV CHRE/CHR (3;
u1s
741595
Gi’oa
D3
1y 288
74500
M) Lg-L3
U3a4
745374
C1o
32m
u1e
741595
uz3l
4L 5670
7415374
us8
S Y (]
CATCH O
+
Us (3
745157
(3
320/ 160 u7s
ALPH /GRAPH
+5 7415153
4aM
BM
/ 8C
7aLs08 (2
i0
30
40
CS
vy
(VAR
7415158
ac /BT (2)
110
74L5175
{2} VSYNC
(2) WS YNC
U2
M)
13
+
GIGRY
{2)
(1) VSYNC
+
U9l
DIG/GR Y
&
7406
ug2
Y
HSYNC (2)
R15
220 J13
4
220
Ju
HSYNC
s
4 1| vSYNC
Ri16. 47
RI7, 47
3
2
R38
150
33
13
ui2s
LM 3046
a
Y ACTIVE RiIGH
8
YSYNC L
NMSYNC L
INTENSITY
I1 3-6