ZiLOG Z80 User Manual

8VHU¶V0DQXDO
=&38
80 0DQXDO2EMHFWLYHV
[YL
=&38,QVWUXFWLRQ'HVFULSWLRQ
Presents the User’s Manual instruction types, addressing modes and
instruction Op Codes.
=,QVWUXFWLRQ6HW
Presents an overview of the User’s Manual assenbly language, status
indicator flags and the Z80 instructions.
5HODWHG'RFXPHQWV
0DQXDO&RQYHQWLRQV
The following assumptions and conventions are adopted to provide clarity
and ease of use:
8VHRIWKH:RUGV6HWDQG&OHDU
The words set and clear imply that a register bit or a condition contains
the values logical 1 and logical 0, respectively. When either of these
terms is followed by a number, the word logical may not be included, but
it is implied.
1RWDWLRQIRU%LWVDQG6LPLODU5HJLVWHUV
A field of bits within a register is designated as: Register (n–n). For
example:
PWM_CR (31–20). A field of bits within a bus is designated as:
Bus
n–n
. For example: PCntl
7–4
. A range of similar (whole) registers is
designated as: Registern–Registern. For example: OPBCS5–OPBCS0.
Part Number Title DC number
Part Number Title DC number
Part Number Title DC number

ZiLOG Z80 Specifications

General

Manufacturer	ZiLOG
Introduction Year	1976
Clock Speed	2.5 MHz to 20 MHz
Data Width	8-bit
Address Width	16-bit
Instruction Set	Z80
Transistor Count	8, 500
Package	40-pin DIP
Category	Microprocessor
Memory Address Space	64 KB
Voltage Supply	5V