EasyManua.ls Logo

Automation Direct CTT-1C-D24 - Page 107

Automation Direct CTT-1C-D24
260 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Digital Counter / Timer / Tach User Manual, 1st Ed.
1-800-633-0405
2-94
TT
OUT2
OUT1
TOTAL
Input Mode DOWN
TT
RST2
RESET
TOTAL PV
999999
RESET
COUNT SV
COUNT PV
0
Mode K (
k
)
The Total PV increments with each decrement of the count
present value PV. When the count present value PV counts
down to 0 both outputs 1 and 2 will turn ON momentarily for
the time set in the output pulse width parameter (
tout2
). The
count PV will continue to decrement with each input signal.
The leading edge of a “reset” input signal at RST1 will turn
OFF both outputs, reset the count present value PV to the
count setting value SV, and prohibit an input signal from decre-
menting the count PV. The trailing edge of the “reset” signal at
RST1 enables counting to begin.
The leading edge of a “reset” input signal at RST2 will reset the
Total PV to 0, and prohibit an input signal from incrementing
the Total PV. The trailing edge of the “reset” signal at RST2
enables counting to begin.
The “reset” signal minimum pulse width is set by reset pulse
width parameter (
rtSr
) or DIP Switch 8.
Mode P (
P
)
The Total PV increments with each decrement of the count
present value PV. When the count present value PV counts
down to 0 both outputs 1 and 2 will turn ON momentarily for
the time set in the output pulse width parameter (
tout2
). The
count PV is prohibited from decrementing until the end of the
output pulse time when both outputs turn OFF and the count
PV is reset automatically to the count setting value SV and any
input signals that occurred during the output pulse time.
The leading edge of a “reset” input signal at RST1 will turn
OFF both outputs, reset the count present value PV to the
count setting value SV, and prohibit an input signal from decre-
menting the count PV. The trailing edge of the “reset” signal at
RST1 enables counting to begin.
The leading edge of a “reset” input signal at RST2 will reset the
Total PV to 0, and prohibit an input signal from incrementing
the Total PV. The trailing edge of the “reset” signal at RST2
enables counting to begin.
The “reset” signal minimum pulse width is set by reset pulse
width parameter (
rtSr
) or DIP Switch 8.
TT
TOTAL
Input Mode DOWN
Output Mode P
TT
OUT2
RST1
RESET
999999
COUNT SV
COUNT PV
OUT1
0
RST2
RESET
TOTAL PV
Accumulated
counts during
output pulse
Accumulated
counts during
output pulse