TSD0
11
7
O Audio transmit serial data port 0.
SEL_PLL0 I Refer to the description and matrix for SEL_PLL2, pin 116.
TSD1
11
8
O Audio transmit serial data port 1.
SEL_PLL1 I Refer to the description and matrix for SEL_PLL2, pin 116.
TSD2, 3 120, 121 O Audio transmit serial data ports 2 and 3.
MCLK 122 I/O Audio master clock for audio DAC
.
TBCK 123 O Audio transmit bit clock.
SPD_DOBM
12
4
O S/PDIF output.
SEL_PLL3 I Clock source select. Strapped to VCC or ground via 4.7-k&!
resistor; read only
during reset
.
SPDIF_IN 125 I S/PDIF input; (5V tolerant input).
WBLCLK 128 O DVD-RAM wobble detector circuit clock source to preamp.
WBL 129 O DVD-RAM wobble output.
LG 130 O DVD-RAM land/groove flag.
IP2 131 I DVD-RAM header position index 2.
IP1 132 I DVD-RAM header position index 1.
FLAG[3:0] 133:136 O To monitor servo status.
TEXI 139 I High-speed tracking error input.
TESTAD 140 I Test AD input.
SBAD 141 I Sub-beam addition input signal.
FEI 142 I Focus input error signal.
AVSS_AD 143 G Analog ground for ADC block.
CEI 144 I Center error input signal.
TEI 145 I Tracking error input signal
.
RFRP 146 I RF ripple/envelope input signal
.
AVDD3_AD 147 P Analog power supply for ADC block.
VREF21 148
O 2.1V reference voltage.
VREF09 149
O 0.9V reference voltage.
VREF15 150
O 1.5V reference voltage.
IREF 151 I Servo data PLL interface reference current generator. Connect a resistor
between this pin and ground to set reference current
.
AVDD3_DS 152 P Analog power supply for data slicer block.
ES6688A Pi
n Description (Continued)
Names Pin Numbers I/
O Definitions
SEL_PLL3 Clock Source
0 Crystal oscillator
1 CLK input
To Next Page
Loading...