EasyManuals Logo

Casio TE-7000S Service Manual

Casio TE-7000S
150 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #34 background imageLoading...
Page #34 background image
32
Pin Names Type Pin# Cell RESET# Description
State
This pin has multiple functions.
For SH-3/SH-4 mode, this pin inputs the write enable signal for
the upper data byte (WE1#).
For MC68K #1, this pin inputs the upper data strobe (UDS#).
For MC68K #2, this pin inputs the data strobe (DS#).
WE1# I 78 CS Input For Generic #1, this pin inputs the write enable signal for the
upper data byte (WE1#).
For Generic #2, this pin inputs the byte enable signal for the
high data byte (BHE#).
CS# I 74 C Input This pin inputs the chip select signal.
BCLK I 71 C Input This pin inputs the system bus clock.
This pin has multiple functions.
For SH-3/SH-4 mode, this pin inputs the bus start signal (BS#).
For MC68K #1, this pin inputs the address strobe (AS#).
BS# I 75 CS Input For MC68K #2, this pin inputs the address strobe (AS#).
For Generic #1, this pin must be tied to V SS.
For Generic #2, this pin must be tied to IO V DD.
This pin has multiple functions.
For SH-3/SH-4 mode, this pin inputs the RD/WR# signal.
The S1D13705 needs this signal for early decode of the bus cycle.
For MC68K #1, this pin inputs the R/W# signal.
RD/WR# I 79 CS Input For MC68K #2, this pin inputs the R/W# signal.
For Generic #1, this pin inputs the read command for the upper
data byte (RD1#).
For Generic #2, this pin must be tied to IO V DD.
This pin has multiple functions.
For SH-3/SH-4 mode, this pin inputs the read signal (RD#).
For MC68K #1, this pin must be tied to IO V DD .
For MC68K #2, this pin inputs the bus size bit 1 (SIZ1).
RD# I 76 CS Input For Generic #1, this pin inputs the read command for the lower
data byte (RD0#).
For Generic #2, this pin inputs the read command (RD#).
This pin has multiple functions.
For SH-3 mode, this pin outputs the wait request signal (WAIT#).
For SH-4 mode, this pin outputs the device ready signal (RDY#).
For MC68K #1, this pin outputs the data transfer
acknowledge signal (DTACK#).
WAIT# O 2 TS2 Hi-Z For MC68K #2, this pin outputs the data transfer and size
acknowledge bit 1 (DSACK1#).
For Generic #1, this pin outputs the wait signal (WAIT#).
For Generic #2, this pin outputs the wait signal (WAIT#).
RESET# I 73 CS 0 Active low input to set all internal registers to the default state and
to force all signals to their inactive states.

Other manuals for Casio TE-7000S

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Casio TE-7000S and is the answer not in the manual?

Casio TE-7000S Specifications

General IconGeneral
BrandCasio
ModelTE-7000S
CategoryCash Register
LanguageEnglish

Related product manuals