EasyManua.ls Logo

Cisco 7200 VXR - Page 15

Cisco 7200 VXR
70 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
1-15
Cisco 7200 VXR Installation and Configuration Guide
78-5469-03
Chapter 1 Cisco 7200 VXR Product Overview
Field-Replaceable Units
The NPE-175 has an RM5270 microprocessor that operates at an internal
clock speed of 200 MHz.
The NPE-200 has an R5000 microprocessor that operates at an internal
clock speed of 200 MHz.
The NPE-225 has an RM5271 microprocessor that operates at an internal
clock speed of 262 MHz.
The NPE-300 uses an RM7000 microprocessor that operates at an
internal clock speed of 262 MHz.
The NPE-400 uses an RM7000 microprocessor that operates at an
internal clock speed of 350 MHz.
The NSE-1 uses an RM7000 microprocessor that operates at an internal
clock speed of 262 MHz.
System controller
The NPE-100, NPE-150, and NPE-200 have a system controller that uses
direct memory access (DMA) to transfer data between DRAM and packet
SRAM on the network processing engine.
The NPE-175 and NPE-225 have one system controller that provides
processor access to the two midplane and single I/O controller PCI buses.
The system controller also allows the port adapters on either of the two
midplane PCI buses to access SDRAM.
The NPE-300 has two system controllers that provide processor access to
the two midplane and single I/O controller PCI buses. The system
controller also allows port adapters on either of the two midplane PCI
buses to access SDRAM.
The NPE-400 has one system controller that provides system access.
The NSE-1 has one system controller that provides processor access to
the midplane and single I/O controller PCI buses. The system controller
also allows port adapters on either of the two midplane PCI buses to
access SDRAM.
Upgradable memory modules
The NPE-100, NPE-150, and NPE-200 use DRAM for storing routing
tables, network accounting applications, packets of information in
preparation for process switching, and packet buffering for SRAM

Related product manuals