EasyManua.ls Logo

Clevo NL50CU - Page 56

Clevo NL50CU
94 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Schematic Diagrams
B - 6 Processor 4/12
B.Schematic Diagrams
Processor 4/12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Comet Lake U E/20 SPI/SMB/LPC
HIGH = TPM
TPM Type Detect
PCH_GPP_D21
SPI_* = 1.5"~6.5"
128M-bit/16M-byte
BIOS+ME ROM
W/O TPM
W/ TPM
Close to BIOS ROM
ijİIJIJġŴũŰųŵġ↮ⰼ⼴枰攟ĭ
ᶼ攟⹎ġĽġIJġģ
W/O TPM
W/ TPM
CPU NUT, BOT M.2 SSD NUT, BOT
GD 6-04-25127-470 GD25B127DSIGR
MXIC 6-04-25128-A77 MX25L12872FM2I-10G
XMC 6-04-25128-A78 XM25QH128A
GPP_D2
MB_DET
HIGH = 14"
LOW = 15"
D02 unstuff
D02 unstuff
SMB0ALERT#
during boot
H=ESPI EC
L=LPC EC
D02 unstuff
D02 add
D02 unstuff
GPP_B23
SERIRQ
SPI_SCLK_R
SPI_SO_R
SPI_SI_R
SPI_CS_0#
SPI0_CS1#
TPM_SPI_CS2#
SMB_CLK
SMB_DATA
PM_CLKRUN#
PCH_GPP_C2
PCH_GPP_C5
LPC_AD0_R
LPC_AD1_R
LPC_AD2_R
LPC_AD3_R
PCLK_KBC_R
TPM_DET
TCM_ DET
PCH_SPI_DQ2SPI_WP#_0
SPI_HOLD#_0 PCH_SPI_DQ3
SML0CLK
SML0DATA
GPP_B23
SML0CLK
SML0DATA
SMB_DATA
SMB_CLK
PCH_GPP_C5
SPI_HOLD#_0
SPI_WP#_0
SPI_SO
SPI_SI
SPI_SCLK
MB_DET
MB_DET
GPP_D0
GPP_D0
GPP_D1
GPP_D1
SPI_SCLK_R
SPI_SI_R
SPI_SO_R
SPI_CS0# SPI_CS_0#
TPM_SPI_CS2#
PCH_GPP_C2
3.3VS
3.3VS
3.3VS
3.3VS
3.3VS
3.3VA
SPI_3.3V
VDD3
3.3VA
3.3VS
3.3VS
3.3VS
CL_DATA125
CL_CLK25
SERIRQ24
SB_KBCRST#24
CL_RST#125
SMB_CLK_DDR 14,15
SMB_DAT_DDR 14,15
LPC_FRAME# 24
PCLK_KBC 24
PM_CLKRUN# 24
LPC_AD0 24
LPC_AD1 24
LPC_AD3 24
LPC_AD2 24
WLAN_W AKEUP# 25
TPM_SPI_MOSI 22
TPM_SPI_MISO 22
TPM_SPI_CLK 22
EC_SPI_SCLK 24
EC_SPI_SI 24
EC_SPI_CS0# 24
EC_SPI_SO 24
TPM_SPI_CS2# 22
3.3VS2,6,7,8,9,14,15,16,17,21,23,24,26,29,30,35,37
3.3VA4,6,7,8,9,12,22,23,30,33
SPI_3.3V12
VDD36,8,9,12,21,22,23,24,25,26,29,30,31,32,33,35,37,38
Title
Size Document Number Re v
Date: Sheet
of
6-71-NL4C0-D02
D02
[05] CML U E/20 SPI/SMB/LPC
A3
544Friday, August 16, 2019
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
NL40CU
Title
Size Document Number Re v
Date: Sheet
of
6-71-NL4C0-D02
D02
[05] CML U E/20 SPI/SMB/LPC
A3
544Friday, August 16, 2019
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
NL40CU
Title
Size Document Number Re v
Date: Sheet
of
6-71-NL4C0-D02
D02
[05] CML U E/20 SPI/SMB/LPC
A3
544Friday, August 16, 2019
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
NL40CU
R505 49.9_1%_04
H3
*O197X216B157X177D77
O197X216B157X177D77
M6
*M-MARK
R170 *10K_04
R142 10K_04 W/O_TPM
R190 10K_04
R149 1K_04
1
H8
*MTH9_5D5_5
MTH9_5D5_5
2
3 5
4
M3
*M-MARK
T62
R496
1K_1%_04
R195
*0402_short
M8
*M-MARK
R215 10K_04
5 of 20
U1E
CML_U_IP_CCG
SPI0_CLK
CH37
GPP_D3/SPI1_MOSI_IO0/BK3/SBK3
CF22
CL_DATA
CH8
GPP_C7/SML1DATA
CM15
GPP_D22/SPI1_IO3
CH23
GPP_A10/CLKOUT_LPC1
BV30
GPP_C6/SML1CLK
CN15
SPI0_IO2
CF34
SPI0_CS0#
CG36
SPI0_MISO
CF37
SPI0_IO3
CG34
CL_RST#
CH9
GPP_A0/RCIN#/TIME_SYNC1
BV29
CL_CLK
CH7
GPP_C1/SMBDATA
CH15
GPP_A4/LAD3/ESPI_IO3
BV27
GPP_A3/LAD2/ESPI_IO2
BY27
GPP_A2/LAD1/ESPI_IO1
BY29
GPP_A1/LAD0/ESPI_IO0
CA29
SPI0_MOSI
CF36
GPP_C5/SML0ALERT#
CG15
GPP_C0/SMBCLK
CK14
GPP_A9/CLKOUT_LPC0/ESPI_CLK
BV32
GPP_A14/SUS_STAT#/ESPI_RESET#
CA27
SPI0_CS1#
CG35
GPP_B23/SML1ALERT#/PCHHOT#
CC34
GPP_A5/LFRAME#/ESPI_CS#
CA28
SPI0_CS2#
CH34
GPP_D2/SPI1_MISO_IO1/BK2/SBK2
CG22
GPP_D1/SPI1_CLK/BK1/SBK1
CF20
GPP_C4/SML0DATA
CF15
GPP_C2/SMBALERT#
CJ15
GPP_D21/SPI1_IO2
CG23
GPP_D0/SPI1_CS0#/BK0/SBK0
CG20
GPP_A8/CLKRUN#
BY30
GPP_A6/SERIRQ
BV28
GPP_C3/SML0CLK
CH14
R235 22_04
1
H10
*MTH9_5D5_5
MTH9_5D5_5
2
3 5
4
R489 0_04
W/O_TPM
R174 *10K_04
R193 *0_04
R416 *10K_04
M2
*M-MARK
R164 1K_04
C263
*27p_25V_NPO_02
R214 8.2K_04
R490 0_04
W/_TPM
R143 1K_04R216 *10K_04
1
H11
*MTH9_5D5_5
MTH9_5D5_5
2
3 5
4
H_CPU1
6-34-W54CS-010
H7_0B6_0D3_7
T30
T36
R231 22_04
R495 49.9_1%_04
R497 49.9_1%_04
U33
GD25B127DSIGR
PCB Footprint = M-SOP8B
CE#
1
SO
2
WP#
3
VSS
4
SI
5
SCK
6
HOLD#
7
VDD
8
T25
R500 0_04 W/O_TPM
R429 10K_04 FOR 14"
H_CPU3
6-34-W54CS-010
H7_0B6_0D3_7
R176 1K_04
H5
*C111D111N
C111D111N
R504 49.9_1%_04
R493 0_04 W/O_TPM
H9
*O197X216B157X177D77
O197X216B157X177D77
1
H2
*MTH9_5D5_5
MTH9_5D5_5
2
3 5
4
C439
0.1u_6.3V_X5R_02
R498 49.9_1%_04
R486 0_04
R177 1K_04
R232 22_04
R491 0_04 W/O_TPM
R428 10K_04 FOR 15"
1
H13
*MTH9_5D5_5
MTH9_5D5_5
2
3 5
4
H14
*C111D111N
C111D111N
R192 *4.7K_04
M5
*M-MARK
R162 10K_04 W/_TPM
R485 0_04 W/O_TPM
H_SSD1
6-34-L140S-010
H7_0B6_0D3_7
1
H1
*MTH9_5D5_5
MTH9_5D5_5
2
3 5
4
R527 *4.7K_04
H4
*C111D111N
C111D111N
M4
*M-MARK
R234 22_04
R499 0_04W/_TPM
R506 0_04W/_TPM
R233 22_04
H_CPU2
6-34-W54CS-010
H7_0B6_0D3_7
H6
*H5_0B4_0D2_0
H5_0B4_0D2_0
M1
*M-MARK
H15
*C111D111N
C111D111N
R427 *10K_04
1
H7
*MTH9_5D5_5
MTH9_5D5_5
2
3 5
4
R194
*0402_short
R488
1K_1%_04
M7
*M-MARK
R171 *10K_04
1
H12
*MTH9_5D5_5
MTH9_5D5_5
2
3 5
4
R494 0_04W/_TPM
Sheet 5 of 43
Processor 4/12

Other manuals for Clevo NL50CU

Related product manuals