EasyManuals Logo

Clevo W950BU User Manual

Clevo W950BU
100 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #63 background imageLoading...
Page #63 background image
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
20mils
20mils
6-22-32R76-0B2
6-22-32R76-0BG
STRAP PIN
Zo= 50ȍ±15%
Flash Descriptor Security Overide
Low = Enable security measures defined in the Flash Descriptor. (Default)
High = Disable Flash Descriptor Security (override)
J_RTC1, J_RTC2 CO-LAY
XTAL 25MHz 20ppm CL<=12pF
6-22-25R00-1B6
RESERVED FOR EMI
LAN_CLKREQ# PU 10K_04 IN RTL8411B SIDE
100MHz
PN: 6-22-24R00-1B9 & 6-22-24R00-1BA
LOW = Disable (Default)
STP_A16OVR
HIGH =Enable Top Swap mode
STRAP PIN
Top Swap Override
RTC CLEAR
RTC_VBAT_R
HDA_SYNC
HDADOCKEN_N
SM_INTRUDER#
SRTC_RTC#
HDA_RST#
HDA_SDOUT
RTC_X1
HDA_BITCLK
HDADOCKEN_N
HDA_SDOUT
GCLK_24M
VRTC
GCLK_32K
RTC_VBAT
GCLK_27M
CARD_CLKRQ1#
PCIECLKRQ0#
LAN_CLKREQ#
WLAN_CLKREQ#
PCIECLKRQ4#
WLAN_CLKREQ#
PCIECLKRQ0#
SSD_CLKREQ#
LAN_CLKREQ#
PCIECLKRQ4#
CARD_CLKRQ1#
GCLK_24M
XTAL24_OUT
XTAL24_IN
CK_XDP_P
CK_XDP_N
RTC_VBAT
RTC_X2
XCLK_BIASRE
SUS_CK
SUS_CK
PCH_HDA_SPKR
SDIO_D0
SDIO_D0
SD_RCOMP
PCH_HDA_SPKR
GCLK_32K
AZ_BITCLK_R
AZ_SYNC_R
AZ_SDOUT_R
RTC_RST#
VDD3
RTCVCC
3.3VS
3.3VA
VDD3
3.3VS
1.0VS
VDD3
VDD3
RTCVCC
3.3VS
1.0VA
3.3VS
3.3VS
3.3VA
HDA_SDIN021
AZ_RST#_R21
AZ_BITCLK_R21
AZ_SDOUT_R21
AZ_SYNC_R21
1.0VS2,9,26,29,30
VDD32,5..7,10,18,20,23..31
3.3VS2,5..8,13..26,28,32
ME_WE23
GCLK_25M 18
WLAN_CLKREQ#20
CLK_PCIE_GLAN18
CLK_PCIE_GLAN#18
LAN_CLKREQ#18
CLK_PCIE_MINI20
CLK_ PCIE_MINI#20
SM_INTRUDER#6
PCH_SPKR21
SATA_ODD_PWRGT 25
SUS_CK 20
CLK_PCIE_SSD#20
CLK_PCIE_SSD20
SSD_CLKREQ#20
1.0VA10,12,29..31
3.3VA2,5..8,10,23,26,29
RTCVCC10
Title
Size Document Number Rev
Date: Sheet
of
1.0
[04] KBL ULT RTC/HDA/CLK/SD
A3
438Wednesday, August 24, 2016
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
6-7P-W94J3-003
6-71-W94J0-D02B
Title
Size Document Number Rev
Date: Sheet
of
1.0
[04] KBL ULT RTC/HDA/CLK/SD
A3
438Wednesday, August 24, 2016
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
6-7P-W94J3-003
6-71-W94J0-D02B
Title
Size Document Number Rev
Date: Sheet
of
1.0
[04] KBL ULT RTC/HDA/CLK/SD
A3
438Wednesday, August 24, 2016
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
6-7P-W94J3-003
6-71-W94J0-D02B
C434 *10p_50V_NPO_04
R29 200_1%_04
R119
20K_1%_04
C228 *0.1u_16V_Y5V_04
SKL_ULT
AUDIO
SDIO/SDXC
?
?
7 OF 20
REV = 1
U55G
KBL_ULT/BGA
HDA_SYNC/I2S0_SFRM
BA22
HDA_BLK/I2S0_SCLK
AY22
HDA_SDO/I2S0_TXD
BB22
HDA_SDI0/I2S0_RXD
BA21
HDA_SDI1/I2S1_RXD
AY21
HDA_RST#/I2S1_SCLK
AW22
GPP_D23/I2S_MCLK
J5
I2S1_SFRM
AY20
I2S1_TXD
AW20
GPP_F1/I2S2_SFRM
AK7
GPP_F0/I2S2_SCLK
AK6
GPP_F2/I2S2_TXD
AK9
GPP_F3/I2S2_RXD
AK10
GPP_D19/DMIC_CLK0
H5
GPP_D20/DMIC_DATA0
D7
GPP_D17/DMIC_CLK1
D8
GPP_D18/DMIC_DATA1
C8
GPP_B14/SPKR
AW5
GPP_G0/SD_CMD
AB11
GPP_G1/SD_DATA0
AB13
GPP_G2/SD_DATA1
AB12
GPP_G3/SD_DATA2
W12
GPP_G4/SD_DATA3
W11
GPP_G5/SD_CD#
W10
GPP_G6/SD_CLK
W8
GPP_G7/SD_WP
W7
GPP_A17/SD_PWR_EN#/ISH_GP7
BA9
GPP_A16/SD_1P8_SEL
BB9
SD_RCOMP
AB7
GPP_F23
AF13
C3441u_6.3V_X5R_04
X3
CM200C_32.768KHz
14
3 2
J_RTC2
*BHKB7410AP2PT
-
2
+
1
R445 33_04
R444 *10K_04
C487 12p_50V_NPO_04
R258 *0_04
R248 *0_04
R495
1K_04
C338
10p_50V_NPO_04
R297 2.7K_1%_04
C90
1u_6.3V_X5R_04
C336
10p_50V_NPO_04
JOPEN1
*CV-40mil
12
R118
1M_04
D16 RB751S-40C2
A C
C238 *22u_6.3V_X5R_08R399 0_04
R401 *1K_04
R157*0_04
R459
10M_04
C237 *15p_50V_NPO_04
C247 *10p_50V_NPO_04
R128 1K_04
C342 *22p_50V_NPO_04
R276 *22_04
R76 *1K_04
C296 *10p_50V_NPO_04
JOPEN4 *CV-40mil
1 2
C232 *15p_50V_NPO_04
R161 1.5K_1%_04
C278 *10p_50V_NPO_04
R250 *330_04
R327 *1K_04
R460 *150K_1%_04
R117
20K_1%_04
R102 *0_04
C227 *0.1u_16V_Y5V_04
R416 10K_04
D24*RB751S-40C2
AC
C294 *10p_50V_NPO_04
R75 10K_04
R168 *33_04
R439
330K_04
R56 *10K_04
R451 33_04
R332 *1K_04
R352 *1K_04
R57 10K_04
J_RTC1
W5000102-001
-
2
+
1
SKL_ULT
CLOCK SIGNALS
?
?
10 OF 20
REV = 1
U55J
KBL_ULT/BGA
CLKOUT_PCIE_N0
D42
CLKOUT_PCIE_P0
C42
GPP_B5/SRCCLKREQ0#
AR10
CLKOUT_PCIE_N1
B42
CLKOUT_PCIE_P1
A42
GPP_B6/SRCCLKREQ1#
AT7
CLKOUT_PCIE_N2
D41
CLKOUT_PCIE_P2
C41
GPP_B7/SRCCLKREQ2#
AT8
CLKOUT_PCIE_N3
D40
CLKOUT_PCIE_P3
C40
GPP_B8/SRCCLKREQ3#
AT10
CLKOUT_PCIE_N4
B40
CLKOUT_PCIE_P4
A40
GPP_B9/SRCCLKREQ4#
AU8
CLKOUT_PCIE_N5
E40
CLKOUT_PCIE_P5
E38
GPP_B10/SRCCLKREQ5#
AU7
CLKOUT_ITPXDP_N
F43
CLKOUT_ITPXDP_P
E43
GPD8/SUSCLK
BA17
XTAL24_IN
E37
XTAL24_OUT
E35
XCLK_BIASREF
E42
RTCX1
AM18
RTCX2
AM20
SRTCRST#
AN18
RTCRST#
AM16
R452 33_04
C321 12p_50V_NPO_04
R162 44.2K_1%_04
C341 *22p_50V_NPO_04
R383 10K_04
C229 *2.2u_6.3V_X5R_04
R443 *1K_04
C245 *0.1u_16V_Y5V_04
C368 *22p_50V_NPO_04 C86
1u_6.3V_X5R_04
U54
*SLG3NB3454VTR
PCB Footprint = TQFN16-2X3MM
XTAL_IN
1
VDD
2
VDDIO_24M
3
GND
4
24M
5
25M
6
GND
7
VDDIO_25M
8
32.768K
9
VRTC
10
VDDIO_27M
11
27M
12
GND
13
VOUT
14
V3.3A
15
XTAL_OUT
16
PAD
17
C
A
A
D17
BAT54CS3
1
2
3
X7
FSX3M_24MHz
1 2
34
R33 10K_04
R450 33_04
X5
*FSX3L_25MHz
12
3 4
Sheet 4 of 39
Skylake ULT RTC/
HDA/CLK/SD
Schematic Diagrams
Skylake ULT RTC/HDA/CLK/SD B - 5
B.Schematic Diagrams
Skylake ULT RTC/HDA/CLK/SD

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Clevo W950BU and is the answer not in the manual?

Clevo W950BU Specifications

General IconGeneral
BrandClevo
ModelW950BU
CategoryLaptop
LanguageEnglish

Related product manuals