Intel 80386

IDLE
150
ns SRAM/EPROM READ
,100 ns SRAM READ
150 NS I 150 ns SRAM WRITE
150 ns SRAM/EPROM READ
IDLE
, NON·PIPELINED
PIPELINED SRAM/EPROM PIPELINED PIPELINED
READ PIPELINED ,
1
2
3 4 1
2 3
1231234 1
2
3
4
CLK
-'(1
if :F Y :F
J
if rf ~
:J :F
:;
IF
t;F
Cf
:J
:;
:.;
U"
~
ADS#
\l JJ U. JJ
\ \ /I
\..L JJ \l JJ
ADDR
xt/.. xt/.. rtf/..
DATA
'If.
READ
READ READ
WRITE
READ
SEL
1'fJJ:f/JJ.
UJ
(J)
ALE
1
00
\
h-
r--
h
In
n
DEN#
'\
I
iL
r\
'I
1\ r
-\
II
MRDC#
\ I 1\ 1/\ II
,\
II
MWTC#
1\ J
NA#
:U IU
U
IU
:u
READY#
LJ
IL-V
LV
ILl
ILV
t
t
I FJAT
t
t
FLOAT
NO FLOAT
FLOAT
FLOAT
I
I
I
I
1
Figure 6-5. Bus Control Signal Timing
150 ns SRAM/EPROM READ
NON·PIPELINED
1
2
3 4
Cf
U' U-
:F Lf
'-
\l
Ir1f
\
IY
IAI
'f.fJJ.. f/:i
READ
I,
h
1\
1/
-
\ Ii
-
u
-
IL
I!
r-
G30107
l
3:
m
3:
o
:II
-<
Z
....
m
:II
."
l>
o
Z
C)