Intel 80386 - Page 287

DRAM PAL DESCRIPTIONS
TIMING PARAMETERS
Figure C-8 shows the timing of signals for DRAM read and write cycles. Table C-5 displays
the worst-case timing parameters for six
DRAM circuits, each of which uses a different type
of DRAM.
C-25