Intel Cyclone 10 GX FPGA - 4.9.7 I2 C;PMBUS

• Hardware Configuration mode is "SGMII without Clock with SGMII Auto-Neg to
copper"
• Energy detect is disabled
• Diasble crsoover
• PAUSE is disabled
The registers of the Marvell 88E1111 device can be changed with MDC/MDIO. The
MDC/MDIO is connected to the FPGA device through a level translator.
4.9.7 I
2
C/PMBUS
The power and various peripherals are managed by I
2
C/PMBUS. The topology of the
I
2
C bus is shown in the figure below.
4 Development Board Components
UG-20105 | 2017.12.18
Intel
®
Cyclone
®
10 GX FPGA Development Kit User Guide
38