EasyManua.ls Logo

Intel MAX 10 JTAG

Intel MAX 10 JTAG
14 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Loading...
Intel
®
MAX
®
10 JTAG Boundary-Scan
Testing User Guide
Subscribe
Send Feedback
UG-M10JTAG | 2019.05.10
Latest document on the web: PDF | HTML
Question and Answer IconNeed help?

Do you have a question about the Intel MAX 10 JTAG and is the answer not in the manual?

Intel MAX 10 JTAG Specifications

General IconGeneral
BrandIntel
ModelMAX 10 JTAG
CategoryMicrocontrollers
LanguageEnglish

Summary

Intel MAX 10 JTAG BST Overview

JTAG BST Architecture

JTAG Pins

Details the four JTAG interface pins (TDI, TDO, TMS, TCK) and their functions and characteristics.

JTAG Circuitry Functional Model

Explains the functional model of the JTAG BST circuitry, including required registers like Instruction, Bypass, and Boundary-Scan.

JTAG Boundary-Scan Register

Describes the boundary-scan register's role in testing pin connections and capturing internal data.

Boundary-Scan Cells in Intel MAX 10 IO Pin

Details the 3-bit boundary-scan cells (BSCs) in Intel MAX 10 I/O pins, including capture and update registers.

BST Operation Control

JTAG IDCODE

Explains the unique IDCODE for identifying Intel MAX 10 devices within a JTAG chain.

JTAG Secure Mode

Describes JTAG secure mode, which restricts allowed JTAG instructions to SAMPLE/PRELOAD, BYPASS, EXTEST, and IDCODE.

JTAG Private Instruction

Warns against invoking specific instruction codes that can damage the device and render it unusable.

JTAG Instructions

Details various JTAG instructions like SAMPLE/PRELOAD, EXTEST, BYPASS, USERCODE, IDCODE, HIGHZ, CLAMP, USERO, and USER1.

IO Voltage Support in the JTAG Chain

Enabling and Disabling JTAG BST Circuitry

Guidelines for JTAG BST

Boundary-Scan Description Language Support

Document Revision History

Related product manuals