EasyManua.ls Logo

Intel P4000 - 11-2010 SPECIFICATION - Page 10

Intel P4000 - 11-2010 SPECIFICATION
45 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Summary Tables of Changes
10
Specification Update
AAZ44 X X No Fix
Performance Monitor Event Offcore_response_0 (B7H) Does Not
Count NT Stores to Local DRAM Correctly
AAZ45 X X No Fix
EFLAGS Discrepancy on Page Faults and on EPT-Induced VM
Exits after a Translation Change
AAZ46 X X No Fix
Back-to-Back Uncorrected Machine Check Errors May Overwrite
IA32_MC3_STATUS.MSCOD
AAZ47 X X No Fix
Corrected Errors with a Yellow Error Indication May Be
Overwritten by Other Corrected Errors
AAZ48 X X No Fix
Performance Monitor Events DCACHE_CACHE_LD and
DCACHE_CACHE_ST May Overcount
AAZ49 X X No Fix
Performance Monitor Events INSTR_RETIRED and
MEM_INST_RETIRED May Count Inaccurately
AAZ50 X X No Fix
A Page Fault May Not Be Generated When the PS Bit Is Set to
"1" in a PML4E or PDPTE
AAZ51 X X No Fix
BIST Results May Be Additionally Reported after a
GETSEC[WAKEUP] or INIT-SIPI Sequence
AAZ52 X X No Fix
Pending x87 FPU Exceptions (#MF) May Be Signaled Earlier
Than Expected
AAZ53 X X No Fix
VM Exits Due to "NMI-Window Exiting" May Be Delayed by One
Instruction
AAZ54 X X No Fix
VM Exits Due to EPT Violations Do Not Record Information about
Pre-IRET NMI Blocking.
AAZ55 X X No Fix
Multiple Performance Monitor Interrupts are Possible on
Overflow of IA32_FIXED_CTR2
AAZ56 X X No Fix
LBRs May Not be Initialized During Power-On Reset of the
Processor
AAZ57 X X No Fix
LBR, BTM or BTS Records May Have Incorrect Branch From
Information After an Enhanced Intel SpeedStepĀ® Technology
Transition, T-states, C1E, or Adaptive Thermal Throttling
AAZ58 X X No Fix
VMX-Preemption Timer Does Not Count Down at the Rate
Specified
AAZ59 X X No Fix
Multiple Performance Monitor Interrupts Are Possible on
Overflow of Fixed Counter 0
AAZ60 X X No Fix
VM Exits Due to LIDT/LGDT/SIDT/SGDT Do Not Report Correct
Operand Size
AAZ61 X X No Fix
DPRSLPVR Signal May Be Incorrectly Asserted on Transition
between Low Power C-states
AAZ62 X X No Fix
Performance Monitoring Events STORE_BLOCKS.NOT_STA and
STORE_BLOCKS.STA May Not Count Events Correctly
AAZ63 X X No Fix
Storage of PEBS Record Delayed Following Execution of MOV SS
or STI
AAZ64 X X No Fix
Performance Monitoring Event FP_MMX_TRANS_TO_MMX May
Not Count Some Transitions
Errata (Sheet 3 of 5)
Number
Steppings
Status ERRATA
C-2 K-0

Related product manuals