EasyManua.ls Logo

Intel PENTIUM P6000 - SPECIFICATION UPDATE 2010 - Page 12

Intel PENTIUM P6000 - SPECIFICATION UPDATE 2010
47 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Summary Tables of Changes
12 Specification Update
BG42 X X No Fix Performance Monitor Counters May Count Incorrectly
BG43 X X No Fix
Performance Monitor Event Offcore_response_0 (B7H) Does
Not Count NT Stores to Local DRAM Correctly
BG44 X X No Fix
Back-to-Back Uncorrected Machine Check Errors May
Overwrite IA32_MC3_STATUS.MSCOD
BG45 X X No Fix
Corrected Errors with a Yellow Error Indication May Be
Overwritten by Other Corrected Errors
BG46 X X No Fix
Performance Monitor Events DCACHE_CACHE_LD and
DCACHE_CACHE_ST May Overcount
BG47 X X No Fix
Performance Monitor Events INSTR_RETIRED and
MEM_INST_RETIRED May Count Inaccurately
BG48 X X No Fix
A Page Fault May Not Be Generated When the PS Bit Is Set
to “1” in a PML4E or PDPTE
BG49 X X No Fix
BIST Results May Be Additionally Reported after a
GETSEC[WAKEUP] or INIT-SIPI Sequence
BG50 X X No Fix
Pending x87 FPU Exceptions (#MF) May Be Signaled Earlier
Than Expected
BG51 X X No Fix
Multiple Performance Monitor Interrupts are Possible on
Overflow of IA32_FIXED_CTR2
BG52 X X No Fix
LBRs May Not be Initialized During Power-On Reset of the
Processor
BG53 X X No Fix
LBR, BTM or BTS Records May Have Incorrect Branch From
Information After an Enhanced Intel SpeedStep®
Technology Transition, T-states, C1E, or Adaptive Thermal
Throttling
BG54 X X No Fix
DPRSLPVR Signal May Be Incorrectly Asserted on Transition
between Low Power C-states
BG55 X X No Fix
Performance Monitoring Events STORE_BLOCKS.NOT_STA
and STORE_BLOCKS.STA May Not Count Events Correctly
BG56 X X No Fix
Storage of PEBS Record Delayed Following Execution of MOV
SS or STI
BG57 X X No Fix
Performance Monitoring Event FP_MMX_TRANS_TO_MMX
May Not Count Some Transitions
BG58 X X No Fix LER MSRs May Be Unreliable
BG59 X X No Fix
MCi_Status Overflow Bit May Be Incorrectly Set on a Single
Instance of a DTLB Error
BG60 X X No Fix
Debug Exception Flags DR6.B0-B3 Flags May Be Incorrect
for Disabled Breakpoints
BG61 X X No Fix
Critical ISOCH Traffic May Cause Unpredictable System
Behavior When Write Major Mode Enabled
BG62 X X No Fix
A String Instruction That Re-maps a Page May Encounter an
Unexpected Page Fault
Errata (Sheet 3 of 4)
Number
Steppings
Status ERRATA
C-2 K-0

Related product manuals