EasyManua.ls Logo

Intel T8300 - Core 2 Duo 2.4GHz 800MHz 3MB Socket P Mobile CPU - Page 18

Intel T8300 - Core 2 Duo 2.4GHz 800MHz 3MB Socket P Mobile CPU
56 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Summary Tables of Changes
18 Specification Update
Number
Steppings
Status
ERRATA
C-0
M-0
E-0
R-0
AZ40
X
X
X
X
No Fix
A WB Store Following a REP STOS/MOVS or FXSAVE May
Lead to Memory-Ordering Violations
AZ41
X
X
X
X
Plan
Fix
VM Exit with Exit Reason "TPR Below Threshold" Can Cause
the Blocking by MOV/POP SS and Blocking by STI Bits to be
Cleared in the Guest Interruptibility-State Field
AZ42
X
X
X
X
No Fix
Using Memory Type Aliasing with Cacheable and WC
Memory Types May Lead to Memory Ordering Violations
AZ43
X
X
X
X
No Fix
VM Exit Caused by a SIPI Results in Zero Being Saved to
the Guest RIP Field in the VMCS
AZ44
X
X
X
X
No Fix
NMIs May Not Be Blocked by a VM-Entry Failure
AZ45
X
X
X
X
Plan
Fix
Partial Streaming Load Instruction Sequence May Cause
the Processor to Hang
AZ46
X
X
X
X
Plan
Fix
Self/Cross Modifying Code May Not be Detected or May
Cause a Machine Check Exception
AZ47
X
X
X
X
Plan
Fix
Data TLB Eviction Condition in the Middle of a Cacheline
Split Load Operation May Cause the Processor to Hang
AZ48
X
X
X
X
Plan
Fix
Update of Read/Write (R/W) or User/Supervisor (U/S) or
Present (P) Bits without TLB Shootdown May Cause
Unexpected Processor Behavior
AZ49
X
X
X
X
Plan
Fix
RSM Instruction Execution under Certain Conditions May
Cause Processor Hang or Unexpected Instruction Execution
Results
AZ50
X
X
X
X
No Fix
Benign Exception after a Double Fault May Not Cause a
Triple Fault Shutdown
AZ51
X
X
X
X
No Fix
LER MSRs May Be Incorrectly Updated
AZ52
X
X
X
X
Plan
Fix
Processor May Unexpectedly Assert False THERMTRIP#
After Receiving a Warm Reset
AZ53
X
X
X
X
Plan
Fix
Short Nested Loops That Span Multiple 16-Byte Boundaries
May Cause a Machine Check Exception or a System Hang
AZ54
X
X
X
X
No Fix
IA32_MC1_STATUS MSR Bit[60] Does Not Reflect Machine
Check Error Reporting Enable Correctly
AZ55
X
X
X
X
No Fix
An Enabled Debug Breakpoint or Single Step Trap May Be
Taken after MOV SS/POP SS Instruction if it is Followed by
an Instruction That Signals a Floating Point Exception
AZ56
X
X
X
X
No Fix
Code Segment Limit/Canonical Faults on RSM May be
Serviced before Higher Priority Interrupts/Exceptions and
May Push the Wrong Address Onto the Stack
AZ57
X
X
X
X
No Fix
A VM Exit Due to a Fault While Delivering a Software
Interrupt May Save Incorrect Data into the VMCS
AZ58
X
X
X
X
No Fix
A VM Exit Occurring in IA-32e Mode May Not Produce a
VMX Abort When Expected
AZ59
X
X
X
X
No Fix
IRET under Certain Conditions May Cause an Unexpected
Alignment Check Exception

Related product manuals