JVC GR-DVL100U Technical Guide

2-31
•
••
•
Deck DSP (IC3001: JCY0106-2) pin functions (3/6)
Pin No. Label In/Out Description
91 - - Not used
24 VDD - Power supply
25 RAMWE Out Write enable output, (To 16M_DRAM: IC3002)
92 RAMRAS Out Lower address strobe, (To 16M_DRAM: IC3002)
153 RAMCAS [0] Out Address strobe (Lower bit), (To 16M_DRAM: IC3002)
201 RAMCAS [1] Out Address strobe (Upper bit), (To 16M_DRAM: IC3002)
235 RAMOE Out Output enable (L: active), (To 16M_DRAM: IC3002)
26 VDDS - Power supply
93 RAMDATA [0]
154 RAMDATA [1]
202 RAMDATA [2]
237 RAMDATA [3]
27 RAMDATA [4]
94 RAMDATA [5]
155 RAMDATA [6]
238 RAMDATA [7]
203 VDD - Power supply
28 - - Not used
95 RAMDATA [8]
156 RAMDATA [9]
239 RAMDATA [10]
204 RAMDATA [11]
29 RAMDATA [12]
96 RAMDATA [13]
157 RAMDATA [14]
240 RAMDATA [15]
30 GND - Ground
97 XRESET In Reset pulse input, (From DECK CPU: IC1401)
205 GND - Ground
158 CPUALE In Bus address strobe signal input, (From DECK CPU: IC1401)
31 XCPUDSTB [0] In Bus memory write enable signal input, (From DECK CPU: IC1401)
241 XCPUDSTB [1] In Bus memory read enable signal input, (From DECK CPU: IC1401)
98 XCPURW In Bus read/write select signal input, (From DECK CPU: IC1401)
206 XCPUCS In Chip select input, (From DECK CPU: IC1401)
159 - - Not used
32 XINT - Open (Not used)
99 CPUWAIT In Wait command, (From DECK_CPU: IC1401)
33 CPUAD [0]
160 CPUAD [1]
100 CPUAD [2]
34 CPUAD [3]
161 VDD - Power supply
101 CPUAD [4] In/Out Data (16bits)/Address (15bits) I/O, (From/To DECK CPU: IC1401)
In/Out Audio/Shuffle/ECC memory data I/O, (From/To 16M_DRAM: IC3002)
In/Out Data (16bits)/Address (15bits) I/O, (From/To DECK CPU: IC1401)
In/Out Audio/Shuffle/ECC memory data I/O, (From/To 16M_DRAM: IC3002)
Table 2-5-4 Deck DSP (IC3001: JCY0106-2) pin functions (3/6)

JVC GR-DVL100U Specifications

General

Brand	JVC
Model	GR-DVL100U
Category	Camcorder
Language	English