JVC GR-DVL512U - Page 28

1
2
3
5
4
ABCD EFGH
4.11 CAM DSP SCHEMATIC DIAGRAM
4-23 4-24
this diagram
,
refer to "4.1 BOARD INTERCONNECTIONS".
For the destination of each signal and further line connections that are cut off from
The Parts Number
,
value and rated voltage etc. in the Schematic Diagram are for references only.
When replacing the parts
,
refer to the Parts List.
NOTES :
y10190001a rev0
MAIN
(
CAM DSP
)
TO TG/VDRV
TO CCD
CN5001
R4303 R4304
100
TO SYSCON
TO
OP DRIVE
,
VTR CPU
TO OP DRIVE
TO ANA IN
TO REG
TO MONITOR
CN761
TO
DV MAIIN
TO OP DRIVE
TO
ANA IN
TO PRE/REC
TO PRE/REC
TO PRE/REC
TO DV MAIN
TO AUDIO
TO MONITOR
CN761
JIG CONN.
TO
YC
CY
YC
YC
YC
CY
CY
CY
YC
Y
B-Y
R-Y
Y
C
YC
YC
YC
Y
B-Y
Y
YC
Y
C
Y
C
Y
R-Y
Y
Y
R-Y
B-Y
Y
R-Y
B-Y
CN101
TO V OUT
TO REG
DSC/USB
VC0
VC1
VC2
BLKA
BLKC
VC3
BLKB
TO DV MAIN
TO SYSCON
,
DV MAIN