JVC UX-A5 - Tuner Circuit Details and Layouts; Tuner Circuit (B;E;G;GI) and Board Layout

2)
ee
uw
Loy
o)
-
«<f
<
=
Fig. 9-2-3
i
&@ Tuner Board
(QO
[ee
ere
ee
ee
en
eee
Ce
a
I
Be
RAE
wed
|
mo
(RTA
se
Rt
Ps
BHO OT be
One ©
g. 9-1-3
my
re
seid
Sunni
sR
RENO
RRS
RAN
RECURS
RUNNING
Mie?
ORD
GEEK
IEEE
AEA
IND
REY
RINK MERE
ENR ENN
seANE
EE
APH
HO
UBITAL
TOANGTNTORS
APE
MHSE
AS
FAL
GS.
SLANT
at
RHC
Fh
R
St
on
BS
;
wo
PM
Signal
2
ae
Se
ES
xX
fs
$s
an
Mh:
igi?
8
AM
Signal
es
é
;
i
8B
8
a
ee
+B
Line