EasyManua.ls Logo

LG 43LW540S - Block Diagram

LG 43LW540S
27 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
- 23 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Only for training and service purposes
BLOCK DIAGRAM
51P FHD LVDS wafer
(P1800)
Serial Flash
(8Mbit)
IC1300
SPI_SCK/SDI/SDO/CS
System EEPROM
(256Kbit)
IC104
I2C_SCL/SDA
NAND FLASH
(4Gbit )
IC102
PCM_A[0-7],…
RXA0+/-~RXA4+/-, RXACK+/-
RXB0+/-~RXB4+/-, RXBCK+/-
SPK_R
SPK_L
AMP_SCL/SDA
AUD_MASTER_CLK,
AUD_LRCH,
AUD_LRCK, AUD_SCK
NTP7515D
(IC5600)
Main SOC
M1A -128MB
(IC101)
Connector
(P4600)
KEY1/2, LED_R, IR
SIDE
USB 1/2
(JK700/
JK3101)
HDMI2
(JK801)
CK+/-, D0+/-, D1+/-, D2+/-_HDMI4, DDC_SCL/SDA_4, HDMI_CEC
SIDE_USB_DM/DP
USB1_CTL
SN1406035RGER
+5V_USB
SENSOR_I2C
TU_SCL / SDA
IF_N/P_MSTAR
TDJS-H301F
Half NIM
IF_AGC_MAIN
COMP_L/R_IN
COMP_Y+/AV_CVBS_IN, COMP_Pb+/Pr+
CK+/-, D0+/-, D1+/-, D2+/-_HDMI2
DDC_SCL/SDA_2, HDMI_CEC
REAR
HDMI1
(JK800)
Comp1 & AV1
(JK1702)
SPDIF_OUT
SPDIF(Optic)
(JK1001)
RS232C
DSUB/SC1_VSYNC / HSYNC
RGB PC
(P3300)
RS232C
(P3200)
MAX3232CDR
IRout-Path
DSUB_R+/G+/B+
RGB_DDC_SCL/SDA
EPHY_TP,TN,RP,RN
LAN
(JK2101)
EXT_OUT_L/R
TPA3124D2PWPR
External SPK OUT
(JK3400)
DDR
(2Gbit )
IC1201
A-MA [0-14],…

Other manuals for LG 43LW540S

Related product manuals