LG GW620 - 7 Circuit Diagram

- 207 -
7. CIRCUIT DIAGRAM
LGE Internal Use OnlyCopyright © 2009 LG Electronics. Inc. All right reserved.
Only for training and service purposes
smhoK00182R
10n
C69
10n
C83
n0158C
10n
C87
10n
C126
10n
C128
u156C
u176C
=
16 15 14 13 12 11 10 9
8
7654321
L
K
J
I
H
G
F
E
D
C
B
A
L
K
J
I
H
G
F
E
D
C
B
A
16 15 14 13 12 11 10 9
8
7654321
V58.2_2XUA_GERV
V8.
1
_EMSM_GERV
FU1.097C
V6.2_AMSM_GERV
V2.1_1CMSM_SNSV
V2.1_2CMSM_GERV
V7.2_PMSM_GERV
V7.2_PMSM_GERV
V8.1_EMSM_GERV
C101
0.1UF
C80
0.1UF
V6.2_AMSM_GERV V8.1_EMSM_GERV V8.1_EMSM_GERV
VREG_MSMC1_1.2V
VREG_MSMA_2.6V
VREG_MSMA_2.6V
VREG_MSME_1.8V
0.0022uF C355
C77
0.1UF
C305
0.001uF
VREG_MSMA_2.6V
C76
0.1UF 0.1UF
C73
2.2uF
C191
10uF
C166
C74
0.1UF
C71
0.1UF
VREG_MSMP_2.7V
VREG_MSME_1.8V
0.1UF
C72
2.2uF
C188
C111
4.7uF
2.2uF
C189
2.2uF
C186
R43
0ohms
2.2uF
C187
C68
0.1UF
C184
2.2uF
23CFu10.0
2.2uF
C185
2.2uF
C182
10uF
C164
0.1UF
C66
0ohms
R42
2.2uF
C183
C180
2.2uF
10uF
C165
0.1UF
C63
VREG_MSMC1_1.2V
VREG_MSMC2_1.2V
U17
MSM7200A-32T_DATA,MSM7200A-32T_POWER
51EA 82FA 82V 82R 82L 82C
5Y 4Y 4W 1W 4V 1V 5J 1J 8H 5F 1U 1T 1R 4F 9D 8
D
2
C
4
D
4
2HA
1
2HA
91HA
7
1
HA
2
1HA
1
1HA
01HA
9
HA
7
HA
5HA 4
HA
3HA 1F
A
4EA 8
1A
5
DA
82DA
1
CA
7BA 82BA 1BA 8AA 1AA 82Y 1Y 8
2
W
7
1U
61U
5
1
U
4
1U
3
1U
21U
7
1
T
61A 6
1
T
5
1
T
41T
AA28
U28
N28
F28T13
E28T12
A24R17
A20R16
A19R15
A17R14
A15R13
A12R12
A11P28
P17
B28P16
B1P15
AH28P14
AH27P13
AH2P12
AH1N17
AG28N16
AG1N15
A28N14
A27N13
A2N12
A1N1
M28
Y27M18
Y2M17
M27M16
L2M15
J27M14
B3M13
B22L18
B18L1
B16K28
B10J28
AG24H28
AG20H21
AG17G28
AG12A10
G22
U2E24
T2D28
R2D25
D5D10
B2A22
E9A4
E8A3
72W
81R
72P
72K
72H
72G
72D
72DA
72BA
72V
72R
72L
72C
72FA
72AA
72U 72N
72F
72E
02B 91B 71B
51B
21B 11B
5
2A
9GA
3GA
1
2
GA
91GA
2EA
2B
A
2N
01E
7GA
5GA
4GA 2GA
11GA 0
1GA
2
CA
2AA
2FA
72EA
5W
2
W
5V
2V
4J 2J
2
H
1H
2K
8P
51
DA
IDDM_DDV
G
ORP
_ESU
FE
_DDV
8P_DDV
0RBB_DDV
1RBB
_DDV
2RBB_DDV 3RBB_DDV 0LLP_DDV 1LLP_DDV
2
LLP_DDV
3
L
LP_
D
DV
ESNES_1C_DDV ESNES
_
2C
_
D
DV
0GID_11MRA_DDV 1GI
D
_11MRA_DDV
2GI
D
_1
1
MRA
_
D
DV
3
GI
D_
1
1
M
RA_DDV
4GID_11MRA_DDV 5GI
D
_11MRA_DDV
6GI
D
_11MRA
_
D
DV
7
GI
D_
1
1
M
RA_DDV
0_4P_DDV
1
_
4P
_DDV
0_3P_DDV 1_3P_DDV 2
_
3P
_DDV
3_3P_DDV 4
_
3P_
D
DV
5_3P_DDV 0_1P_1IBE_DDV 1_
1P
_1IBE_
D
DV
2_1P_1IBE_DDV 3_1P_1IBE_DDV 4_1P_1IBE_DDV 5_1P_1IBE_DDV
6_1P_1IBE_DDV 7_1P_1IBE_DDV 8_1P_1IBE_DDV 1_2P_2IBE_DDV
2_2P_2IBE_DDV 3_2P_2IBE_DDV 0CIMS_DDV
1CIMS_DDV 2C
I
MS_DDV
3CIMS_DDV 4CIMS_DDV 0P
IMS
_
D
DV
1PIMS_DDV 2PIMS_DDV 3PIMS_DDV 4PIMS_DDV
5PIMS_DDV 6P
IMS
_
D
DV
7PIMS_DDV 8PIMS_DDV
VSS_DIG0 VDD_EAR
VSS_DIG1 VDD_HPH
VSS_DIG2 VDD_TS
VSS_DIG3 VDD_CDC
VSS_DIG4 VDD_TXDAC
VSS_DIG5 VDD_PA_CTL_DAC
VSS_DIG6 VDD_TV_OUT_DAC
VSS_DIG7
VSS_DIG8 VDD_DIG_0
VSS_DIG9 VDD_DIG_1
VSS_DIG10 VDD_DIG_2
VSS_DIG11 VDD_DIG_3
VSS_DIG12 VDD_DIG_4
VSS_DIG13 VDD_DIG_5
VSS_DIG14 VDD_DIG_6
VSS_DIG15 VDD_DIG_7
VSS_DIG16 VDD_DIG_8
VSS_DIG17 VDD_DIG_9
VSS_DIG18 VDD_DIG_10
VSS_DIG19 VDD_DIG_11
VSS_DIG20 VDD_DIG_12
VSS_DIG21 VDD_DIG_13
VSS_DIG22
VSS_DIG23 VSS_THERMAL0
VSS_DIG24 VSS_THERMAL1
VSS_DIG25 VSS_THERMAL2
VSS_DIG26 VSS_THERMAL3
VSS_DIG27 VSS_THERMAL4
VSS_DIG28 VSS_THERMAL5
VSS_DIG29 VSS_THERMAL6
VSS_DIG30 VSS_THERMAL7
VSS_DIG31 VSS_THERMAL8
VSS_DIG32 VSS_THERMAL9
VSS_DIG33 VSS_THERMAL10
VSS_DIG34 VSS_THERMAL11
VSS_DIG35
VSS_DIG36 VSS_EBI_1P_0
VSS_DIG37 VSS_EBI_1P_1
VSS_DIG38 VSS_EBI_1P_2
VSS_DIG39 VSS_EBI_1P_3
VSS_DIG40 VSS_EBI_1P_4
VSS_DIG41 VSS_EBI_1P_5
VSS_DIG42 VSS_EBI_1P_6
VSS_DIG43 VSS_EBI_1P_7
VSS_DIG44 VSS_EBI_1P_8
VSS_EBI_P2_0
VSS_EBI_P2_1
VSS_EBI_P2_2
5
4
GID
_SSV
64GID_SSV 74G
I
D_SSV
84
GI
D_SSV
94GID_SSV 05GID_SSV 15G
I
D_SSV
25
GI
D_SSV
35GID_SSV 45GID_SSV 5
5
GID
_SSV
65G
I
D_SSV
75G
I
D_SSV
8
5
GID
_SSV
95GID_SSV 06G
I
D_SSV
16G
I
D_SSV
2
6
GID
_SSV
36GID_SSV 46G
I
D_SSV
56G
I
D_SSV
6
6
GID
_SSV
76GID_SSV 86G
I
D_SSV
96G
I
D_SSV
0
7
GID
_SSV
17GID_SSV 27G
I
D_SSV
37
GI
D_SSV
47GID_SSV 57GID_SSV 67G
I
D_SSV
77
GI
D_SSV
87GID_SSV 9
7
GID
_SSV
0
8
GID
_SSV
18G
I
D_SSV
G_
CE
DOC
_SSV
G_HCU
O
T
_SSV
0G_GOLANA_SSV 1G_GOLANA_SSV 2G_GOLANA_SSV 3G_GOLANA_SSV 4G_GOLANA_SSV 5G_GOLANA_SSV
0G_RBB_SSV 1G_RBB_SSV 2G_RBB_SSV 3G_RBB_SSV
0G_LLP_SSV 1G_LLP_SSV 2
G_
LLP
_SSV
3G_LLP_SSV 4G_LLP_SSV 5
G_
LLP
_SSV
0G_CIMS_SSV 1G_CIMS_SSV 2G_CIMS_SSV 3G_CIMS_SSV 4G_CIMS_SSV
G
_
I
D
DM
_SSV
46CFU1.0012CFu2.2
Fu2.2181C
022C
FU1
871CFu2.2
Fu2.2971C
smhoK01
58R
VREG_MSME_1.8V
F
u
2
.
2
671C
VREG_MSME_1.8V
VREG_MSME_1.8V
10uF
C162
10uF
C163
0.1UF
C57
TP29
TP26
TP27
97RIND
U7
H8BCS0UN0MCR-46M
01R 9R 2R 1R 01A 9A 2A 01P 1P 4M 1
G
3F 01B 2B 1B
E5
H7N5
G5B5
J7
E7G9
F8F10
G6E9
J8D10
H2C9
G2N9
K1M10
E3L9
H8K9
G8J10
J2
M1
C7P8
C8H10
D7H1
D8D1
D6B8
E8
D5M2
F6P9
F7J1
E6H9
H4C1
H3B9
F5G10
E4F9
F4E10
G4D9
G3C10
J4N10
H5M9
H6L10
J5K10
J6J9
G7P6
K6C5
K5
K7C6
L8C3
K8C4
L7B4
L6B7
L5B3
L4B6
K2N8
J3M7
M3N7
F1P5
F2P4
K3N4
D4P3
E2P2
D3M8
E1N6
D2M6
C2P7
L3M5
L2N3
L1N2
K4N1
IO0 A0
IO1 A1
IO2 A2
IO3 A3
IO4 A4
IO5 A5
IO6 A6
IO7 A7
IO8 A8
IO9 A9
IO10 A10
IO11 A11
IO12 A12
IO13 A13
IO14 BA0
IO15 BA1
_CE DQ0
_RE DQ1
_WEN DQ2
CLE DQ3
ALE DQ4
_WP DQ5
R_B DQ6
DQ7
VSSN1 DQ8
VSSN2 DQ9
VSSQ1 DQ10
VSSQ2 DQ11
VSSQ3 DQ12
VSSQ4 DQ13
VSSQ5 DQ14
VSSQ6 DQ15
VSSQ7 DQ16
VSSQ8 DQ17
VSSQ9 DQ18
VSSQ10 DQ19
VSS1 DQ20
VSS2 DQ21
VSS3 DQ22
VSS4 DQ23
VSS5 DQ24
VSS6 DQ25
DQ26
VDD1 DQ27
VDD2 DQ28
VDD3 DQ29
VDD4 DQ30
VDD5 DQ31
VDD6
_CS
VDDQ0 CLK
VDDQ1 _CLK
VDDQ2 CKE
VDDQ3 _WED
VDDQ4 _RAS
VDDQ5 _CAS
VDDQ6 DQM0
VDDQ7 DQM1
VDDQ8 DQM2
VDDQ9 DQM3
DQS0
VCCN1 DQS1
VCCN2 DQS2
DQS3
1
C
N
2CN 3CN 4
CN
5CN 6CN 7CN 8CN
1UND 2UND 3UND 4UND 5UND 6UND
7UND
SDRAM_CKE
SDRAM_BA[0]
SDRAM_BA[1]
SDRAM_DQS0
SDRAM_DQS1
SDRAM_DQS2
SDRAM_DQS3
SDRAM_DQM3
SDRAM_DQM2
SDRAM_DQM1
SDRAM_DQM0
SDRAM_DATA[9]
SDRAM_DATA[8]
SDRAM_DATA[7]
SDRAM_DATA[6]
SDRAM_DATA[5]
SDRAM_DATA[4]
SDRAM_DATA[31]
SDRAM_DATA[30]
SDRAM_DATA[3]
SDRAM_DATA[29]
SDRAM_DATA[28]
SDRAM_DATA[27]
SDRAM_DATA[26]
SDRAM_DATA[25]
SDRAM_DATA[24]
SDRAM_DATA[23]
SDRAM_DATA[22]
SDRAM_DATA[21]
SDRAM_DATA[20]
SDRAM_DATA[2]
SDRAM_DATA[19]
SDRAM_DATA[18]
SDRAM_DATA[17]
SDRAM_DATA[16]
SDRAM_DATA[15]
SDRAM_DATA[14]
SDRAM_DATA[13]
SDRAM_DATA[12]
SDRAM_DATA[11]
SDRAM_DATA[10]
SDRAM_DATA[1]
SDRAM_DATA[0]
nRESETOUT1
EBI2_DATA[9]
EBI2_DATA[8]
EBI2_DATA[7]
EBI2_DATA[6]
EBI2_DATA[5]
EBI2_DATA[4]
EBI2_DATA[3]
EBI2_DATA[2]
EBI2_DATA[15]
EBI2_DATA[14]
EBI2_DATA[13]
EBI2_DATA[12]
EBI2_DATA[11]
EBI2_DATA[10]
EBI2_DATA[1]
SDRAM_ADDR[9]
SDRAM_ADDR[8]
SDRAM_ADDR[7]
SDRAM_ADDR[6]
SDRAM_ADDR[5]
SDRAM_ADDR[4]
SDRAM_ADDR[3]
SDRAM_ADDR[0]
SDRAM_ADDR[2]
SDRAM_ADDR[13]
SDRAM_ADDR[12]
SDRAM_ADDR[11]
SDRAM_ADDR[10]
SDRAM_ADDR[1]
VSNS_MSMC2_1.2V VSNS_MSME_1.8V
nOE2
nWE2
nUB2
nLB2
nNAND_FLASH_CS
NAND_FLASH_READY
RTR_DAC_REF
nSDRAM_WE
nSDRAM_RAS
nSDRAM_CS
SDRAM_DCLK0
SDRAM_DCLK1
nSDRAM_CAS
EBI2_DATA[0]
MCP (4G NAND FLASH +2G DDR SDRAM)
Close to MSM pin
V
6.
2
DNAN
FI
2P_2IBE
V7.2_PMSM NIP sihT segnahC
All VREG_MSMA related decoupling caps should attach to inner GND plane
!A fo tfel etacoL