LG RAT375 - Circuit Diagrams

3-19
BLOCK DIAGRAMS
1. MAIN BLOCK DIAGRAM
i
i
|
`
\[Z
r
}G
ymRGzly}vGkzwG
P/UP
M
kl
j
r
G
Gtl
jo
h
u
p
zt
zZ
W
\
ZG
tv{
v
y
p
jG
G
A,B,C,D,E,F
PD
LD
CD_DIN_DOUT
CD_MCK/ CD_R/W
BUSY; CD-16M
SUBSYQ;
9543-RST;
|ziGjvu
zkyh
t
G
mshzo
Olhu\^WZ^]WXP
VFD
jz\Z[]
hkjO]joPGG
AMP
TAS5612
DMA[0..11],DB[0..15
]
DSCK#,CKE,CS0#,RAS0
#
6
/
(
's
)s7
s
6
3
,
1
'
/
(
s
/2
$
's
TDO
SLDO
SPDO
FDO
12MHZ
16.93MHZ
t
sj
`
_WW
t
j
zGsvnpjG
5(
6
(7


0
87(
POWER
I/F
3.7V
·
12V
}mkGkyp}lyG
l{]ZX\
h|
DAT, CLK, RST, CE, INT
RST, WEN#,CE#
A[0.. 18], DB[0..15]
OP/CL
OP/CL LI MIT
CD-BCK/ LRCK/ DOUTA
DAC-MCLK
P-SENSE
tpjvtG
sj_^m\t][h
PWM
PS9850
DO
STB
CLK
ADC-CLK
ADC-DAT
ADC-RST
ADC-DATA
{|uly
R/L
R/L
I2S CLK
DAC-BCK/LRCK/MCLK
DAC-DATA
PWM-RST
PWM-CLK
PWM-DAT
PDN
SD; OTW
FL+
FL-
FR+
FR-
D+/-
P-CTRL
R L
llwyvt
DAT
CLK
SPI-DO/DI/CLK/ CS
RMC
KEY
9.8304MH Z
32.766khz
New PWM
SW
SW+
SW-