Panasonic RXDT630 - Block Diagram

RX-DT630 $RX-DT630
M BLOCK DIAGRAM
1 2 3 4 5 6 7 8 9
Sad FOR THE FOLLOWING SERIES IC701 = ma
Jae ae Se OF THE TWO MODELS AN8802SCEIV EB (2 (2) B® (2) B
SUCH AS: Me
(2) 1. Rx-bre1oE,eB.eccn CFRVO AMP xi
| |. RX-DT630P,PC,PX pT TT TO
& GC ©
| 3eryLPO = 5 Q
: >
LEVEL H.P.F. Sec
Power () = <a ARF 9 Frequency Iculation Interface
|
ane
|
T
Comparator
j
I BDO BDO A117
Cx: | Lxhu0 onhr nna = [aurea
| j RF RFDET 18 Y| Decoder =
i ! - | (3 [s
Semiconductor Loser | | oe FE Ze EFM Interpolation Zz} fos} fie
|
|
E
=
es
a
Data
Soft
muting
S
‘of
Ss
Photo Detector Demodulator os Nee Or) le
See | TES A14 / Digital TTS) | al lS
Attenuation Ww -
AMPI ay
26 ual a =
I, | OUTPUT (Rech)
e702
MN66271RA
SERVO PROCESSOR/
Synchronizing
Interpolation
Protection
COMPARATOR
RAM DIGITAL FILTER/
Sante DIGITAL SIGNAL
Converter
— ee Oe ee
:
3
LTE
PROCESSOR/
<x Gaye .
x | _ Role aaa D/A CONVERTER
36
LOFT
Servo
|
37 ATRCR
on
CRCC al
=]
Servo Check X701
CPU ;
ICB02
S8054HN-T
RESET SIGNAL GENERATOR
Q Code
Register
|
|
|
|
|
|
|
|
|
|
|
ee
eee
=
| ---4 Microcomputer bs a |
. VR701 Ss sueeer| Servo Output Interface ly ,
(BEST EYE ADJUSTMENT) ebay Port | | RATOR ae leur 5V)
|
| Xe LEVEL
| ee ile ce il Nae a |
BB Ee ce I Ne Se, ae ee a ee so
| 27 T22 125/26 :
= =
: | Voc PVéct PVEc2 i: +B) (2) oe eee r
:
Reset
NRESE
(BUP
5V)
ese i 7
i
Signal
+B
| Generator
| 27
2 een ees: Aenea
VREF() O) =
|
22
4,D4+
l
Y
:
a
Sane é Focus | IN4 3 | x Or >
68h
!
Ble,
ow
!
a
ol
21
@
Drive
I
!
2 |
| | IC801(1/2)
I | . M37410M6H220 )
| BU ge ng] IN3 A op RST SYSTEM CONTROL & LCD DRIVE |
Tracking | Tracking 4
Coil 19 Ao3- | Kal : © Lie T = +S \W |
| = SO ow 5 n |
| eee . au = Zz A Oo Ww
NaeeSeseoa 2 1 ZZ = 2 <= = 5 3 |
SL gg ae perenne, OL Laer gg 58 “23 32 ~—«29 28 IY 35 0
X801 CLOSE
SPINDLE Q803
MOTOR SWITCHING
LCD DISPLAY 0804
IC703 | | (RSL5068-L) SWITCHING
ANS 389SE! 1 CNR PGND1 PGND2 |
eC
FOCUS COIL/TRACKING 8 yl4 7235
COIL/TRAVERSE MOTOR
SPINDLE MOTOR