EasyManua.ls Logo

Panasonic RXDT630 - Page 7

Panasonic RXDT630
11 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
¢
1C701
(
AN8802SCE1V
)
/O
Function
PDAD
ie
PD
A
channel
signal
input
with
delay
PDA
ae
|
PD
A
channel
signal
input
without
delay
of
Terminal
Name
Pin
No.
Laser
PD
connection
Power
supply
for
LD
driving
>
RF
amplifier
input
re
Power
supply
connection
AMPO
ies,
RF
amplifier
output
(not
used,
open)
tag
a
AGC
loop
filter
connection
ro
|
aAr
|
oO
|
RFAGCoupu
(10)
CENV
|
1
Capacitor
connection
for
RF
detection
44]
CEA
|
1
Capacitor
connection
for
HPF
amplifier
ON/OFF
input
of
LD
APC
("H":
ON,
"L":
OFF)
Tracking
error
shunt
signal
input
("H":
shunt
)
Play
signal
input
("H
":
PLAY)
ers
BDO
output
'1g
|
mroer
|
0
|
NRFDET
output
eS.
CROSS
output
20
OFTR
output
fete
VOET
ouput
Vcc
rm
TEBPF
i.
|
Vibration
detection
input
ape
To
Tracking
error
output
=
Focus
error
output
Potentio
amplifier
output
(not
used,
open)
Potentio
amplifier
inversion
input
(no
use,
open)
PD
B
channel
signal
input
without
delay
PD
B
channel
signal
input
with
delay
|
RX-DT630
¢
1C702
(
MN66271RA
)
Pin
Termina!
Function
No.
Name
lock
-BCLK
Bit
clock
output
for
serial
data
(not
used,
open)
L/R
identification
signal
output
|
eee
(Not
used,
open)
SRDATA
4
|
vot
|
Power
Supply
Input
(for
digital
circuit)
ae
bvsst
>
GND
Serial
data
output
(Not
used,
open)
(for
digital
circuit)
0
|
digita
audio
interface
signal
output
Microprocessor
command
clock
signal
input
(Latches
data
at
first
transition)
i
command
data
signal
MDATA
Ee
toe
|
Microprocessor
command
load
signal
a
input
Sense
signal
output
(OFT,
FESL,
MAGEND,
NAJEND,
POSAD,
SFG)
Focus
servo
feeding
signal
output
"L":
Feed)
from
fe
Tracking
servo
feeding
signal
output
("L":
Feed)
Sub-code
block clock
signal
output
(fBLKCK=75
Hz
during
normal
BLKCK
playback)
External
clock
signal
input
for
sub-code
|
sock
|!
GtagnarSom
noatr
soc
SUBQ
ies
|
Sub-code
Q
code
output
7
a
(CRC,
CUE,
CLVS,
TTSTVP,
FCLV,
STAT
SQCKk)
/RST
-
Reset
input
1/2-divided
CLk
signal
of
X'tal
oscillating
at
MSEL="H"
(fSMCK=8.4672MHz)
SMCK
1/4-divided
CLk
signal
of
X'tal
oscillating
at
MSEL="L"
(fSMCK=4.2336MHz)
1/192-divided
CLK
signal
of
X'tal
oscillating
(fPMCK=88.2
KHz)
(Not
used,
open)
a
TRV
Traverse
forced
feed
output
TVD
/o
Traverse
drive
output
0
[Spindle
motor
ON
signal
output
("L":ON)
Spindle
motor
drive
signal
output
ECM
(forced
mode
output)
ECS
Spindle
motor
drive
signal
output
(Servo
error
signal
output)
ise
KICK
eae
Kick
pulse
output
27
|
TRD
OQ
|
Tracking
drive
output
}2e
|
FOD
|
o
_|
Focus
ative
output
|||
Muting
input
("H":
Mute)
peas
signa!
output

Related product manuals