Philips 32PFL3007 - Page 43

Circuit Diagrams and PWB Layouts
EN 43TPM9.1A LA 10.
2012-Jun-15
back to
div. table
10-1-6 B06, AV1 (side) & Audio-in multiplexer
19330_505_120605.eps
120611
AV1 (side) & Audio-in mulitplexer
B06 B06
2012-04-24
C
715G5617
AV1 (side) & Audio-in
multiplexer
CVBS_COM
VGA_L_IN
C104
10U 16V
Y2
2
Y0
1
VEE
7
INH
6
CTL_B
9
CTL_A
10
Yo ut
3
X0
12
X3
11
VSS
8
Y3
4
Xout
13
X1
14
VDD
16
X2
15
Y1
5
U102
CD4052BPW
C105
10U 16V
AMUX_5V
CVI_R_IN1
AV1_RIN
VGA_R_IN
MUX_CTLC
CVI_L_IN1
MUX_CTLB
AIN0_L_AADC
MUX_CTLA
Audio-in multiplexer
MUX_CTLC
AUD_LOUT
AIN0_R_AADC
AV1_LIN
AUD_ROUT
R113 470K 1/16W 5%
R128
10K 1/16W 5%
R104
68R 1/16W 5%
R111 470K 1/16W 5%
Q104
NC/PMBS3904
C107
47N16V
12
FB101
120R/3000mA
R105
0R05 1/16W
Q102
PMBS3904
C108
47N16V
C103
100N16V
R108
5.1K 1%
R132
NC/10K 1/16W 5%
R106 10K 1/16W 5%
R112 470K 1/16W 5%
C106
NC/220pF 50V
Q101
PMBS3904
R110 470K 1/16W 5%
2
1
4
3
5
6
A
B
C
CN121
RCA JACK
C112
10U 16V
C102
100N16V
R109
5.1K 1%
C111
10U 16V
1 2
FB114
120R/3000mA
C101
10U 16V
R107 10K 1/16W 5%
R103
75R 1/16W 1%
R126
10K 1/16W 5%
AMUX_5V
AMUX_5V
AMUX_5V
AMUX_5V
AV1 Input (Side)
5V_SW AMUX_5V
GND 4,5,6,7,8,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24
CVBS_COM 4
AV1_CVBS 4
CVI_R_IN1 10
CVI_L_IN1 10
VGA_R_IN 11
AIN_CTL0 4
VGA_L_IN 11
AIN_CTL2 4
AIN_CTL1 4
AIN0_R_AADC 4
AIN0_L_AADC 4
AIN_CTL1
MUX_CTLB MUX_CTLA
AIN_CTL2
AIN_CTL0
Audio-in multiplexer control
1 2
ZD101
AZ5125-01J
R101
0.05R
R102
0.05R
AV1_CVBS
CVBS_COM
EXT_R_IN
CVI_L_IN1
CVI_R_IN1
1 2
ZD102
AZ5125-01J
1 2
ZD103
AZ5125-01J
AV1_RIN
R/L-in
EXT_L_IN
C109
10N 50V
CVBS-in
VGA_R_IN
VGA_L_IN
R125
4K7 1/16W 5%
AV1_LIN
AV1_CVBS
C110
10N 50V
R127
4K7 1/16W 5%
R131
NC/4K7 1/16W 5%
AIN0_R_AADC
AIN0_L_AADC
AIN_CTL1
AIN_CTL0
AIN_CTL2
R122
0R05 1/16W
EXT_L_IN 10
EXT_R_IN 10
EXT_L_IN
EXT_R_IN