Roland EM-20 - EM-20 Block Diagram

A
B
C
D
E
F
G
H
I
L
M
N
O
P
Q
R
S
T
U
J
K
12345678910 1213141516171819202122232425262728293011
EM-20/EM-10
July, 1999
BLOCK DIAGRAM EM-20
8
K
E
Y
B
O
A
R
D
SWITCH
MATRIX
MUX
IC6
IC8-IC9
MUXs
CONTROL BOARD
CPU
EA0-14
ED0-7
CS\ A0-14 D0-7
A0-23
CA0-5
ECS
EWE
CD0-7
LD0-7
CA10-19
IC5
DATA BUS
ADDRESS BUS
P60-7
P50-4
RIBBON
CONTROL
LCD
LERD
RWWR
RSCD
H8-510
IC4
D0-15
D8-15
SRAM
SRAM
XCS5
AN2
D0-7
A0-14
WE/
Q6
POWER SUPPLY
+5V +9V VL+ VR+
CS/
IC6
MUTE
CONTROL
Q1 Q2
L
R
IC1
IC2
IC3
SRAM
ITAROLM005
OE/
1
2
3
+
-
1 2
POWER
SWITCH
POWER
AMPLIFIER
POWER
AMPLIFIER
L
E
F
T
R
I
G
H
T
VL+
VR+
DCIN
4 Ohm
4 Ohm
12V 1A
JK2
8
7
3
2
4
5
1
8
7
3
2
4
5
1
P
H
O
N
E
S
1
PHONES 1
PHONES 2
JK1
JK8
3
1
2
3
1
2
LEFT/MONO
RIGHT
O
U
T
JK4
JK3
MAIN BOARD
LPF
LPF
MUTE
MUTE
MUTE
CONTROL
MUTE
MUTE
AMP
AMP
A0-20
D0-7
Q5
Q3
Q4
DAC
LOUT
ROUT
SI
CLK
LRCK
Q8
Q9
WAVE
ROM
Q10
IC5
IC4
IC6
IC7
IC1
IC9
RESET
A21
A22
IC7-8
CS/
OE/
ENC
RES\
X1
XTAL
CS\
20MHz
WA0-20
WD0-7
DACC
SD
SCK
IRQ0
IRQ2
RES\
GP4
CK
IOCK
GPINT
GAINT
WAIT WAIT
PHAI12MHz
24MHz
IC2A0-18 D0-7
ROM
CS\
CPU MODULE
P9-0
A19
AN3
TXD1
RXD1
WCS0
WCS1
WCS2
IC13
14
2
53
OUT
M
I
D
I
14
2
53
INPhoto
3
1
2
SUSTAIN
IC8
JK6
JK7
JK5