Roland MC-505 - Circuit Diagram／回路図; Main Diagram

右左右左
右 左右 左
12345678910111213141516 17 18 19 20 21 22 23 24 25 26 27 28
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
16
MAIN DIAGRAM
CPU and PERIPHERAL
TONE
GENERATOR
D BEAM CTRL
MEMORY
OUTPUT (MIX), MUTE CONTR OL
OUTPUT (DIRECT 1,2)
PANEL I/O
A[0..21]
D[0..15]
XRD
XWRL
XRST
XPINT
XPWAIT
XPCS
ML
MR
D1L
D1R
D2L
D2R
ML
MR
D1L
D1R
D2L
D2R
OCT
PULSE
DBVXDBPLS
A[0..21]
D[0..15]
FINT
RAS
CASL
CASH
RDWR
XCARD
XCCTL
CWPSNS
CS1
PRECS
XWRL
XRD
XRST
XCBSY
XEJECT
XINS
XCSNS
A[0..21]
D[0..15]
RAS
CASL
CASH
RDWR
XCARD
XCCTL
XCBSY
CWPSNS
CS1
PRECS
FINT
XRD
XWRL
XRST
XPCS
XPWAIT
XPINT
DBV
OCT
PULSE
AN0
AN1
AN2
AMUX[0..2]
PB[0..7]
IOEN
BEAT_R
BEAT_G
ENCA
ENCB
TAPINT
SSEN
LLCK
RS
RXW
LE
SS[0..2]
LS[0..3]
PD[0..7]
LCD[0..7]
XEJECT
XINS
XCSNS
XDBPLS
LCDPWM
AN0
AN1
AN2
AMUX[0..2]
PB[0..7]
IOEN
BEAT_R
BEAT_G
ENCA
ENCB
TAPINT
SS[0..2]
LS[0..3]
PD[0..7]
SSEN
LLCK
RS
RXW
LE
LCD[0..7]
XRST
PULSE
LCDPWM
D[0..15]
A[0..21]
PB[0..7]
LCD[0..7]
LS[0..3]
AMUX[0..2]
PD[0..7]
SS[0..2]
A
F
A
F
D
D
CIRCUIT DIAGRAM／回路図
Feb, 1998
MC-505