Sanyo DP46841 - Signal Flow Block Diagram

– 27 –
㻶㼌㼊㼑㼄㼏㻥㼏㼒㼆㼎㻧㼌㼄㼊㼕㼄㼐
Flash
Application
CPU
A
A
RESET
Clock
Memory
Interface
Unit
USB 2.0
ATSC
Digital
&
Audio
DAC
Dual-Audio
Processing
Unit
Vcc cont.
Video2 Audio
LVDS
Out
+12V
RF-IN
I2C
IF
IF_AGC
Digital/
Analog
Tuner
Audio
I2C
DDC
DDR2
PC Audio
(or DVI Audio)
PC
(D-Sub)
USB
DDC
HDMI2
HDMI1
A
I2S
DDC
Digital Unit
AnalogUnit
Video1
Video
Video2
Video3
Y pb pr
Y pb pr
Video1
USB
HDMI
PHY
H
D
M
I
M
U
HDMI
LINK
System
CPU
Audio
1080p Motion
Adaptive
De-interlacer
AFE
Input
Mux
A/D
Converter
NTSC
Decoder
Graphics
Audio
MUX
ZR39748
HDMI3
DDC
㻳㼒㼚㼈㼕㻃㼘㼑㼌㼗
Audio
Amp.
TV Speakers
(10W+10W)
S/P DIF
IR
Remote
Back Light cont. (BLON)
A
Video data & Clk
(LVDS)
Back Light level (PWM)
Power LED
Light Sensor
Video3 Audio
PanelUnit
Analog audio out
㻮㻨㻼㻃㻸㻱㻬㻷
BLOCK DIAGRAM SIGNAL LINES