EasyManua.ls Logo

Sharp LC-37X20E - Page 94

Sharp LC-37X20E
192 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
LC-32X20E/S/RU, LC-37X20E/S/RU
5 – 22
2.15. IC8101 (RH-iXC011WJQZQ)
2.15.1 Pin Connections and short description
Ref No. Pin Name I/O Pin Function
DAC Interface
AD2 VDDZ_DAC Digital power for DAC (+3.3V).
AD3 VSSZ_DAC Digital ground for DAC.
AD1 DAC_VS I/O DAC vsync.
AE1 DAC_HS I/O DAC hsync.
AE2 DAC_CLK I/O DAC clock
AE4 DAC_DE I/O DAC DE
AE3 DAC_FLD I/O DAC field.
AA5 AVSS51 Analog ground for DAC (for bias circuit).
AB5 COMP Bias for DAC coupling capacitor.
AB4 IRSET I Bias for DAC current source.
AB3 CVBS_B I DAC blue or PB (Not used).
AB2 ADVSS2 Analog ground for DAC (for DAC’s AVSS52).
AB1 ADVDD2 Analog power for DAC (+3.3V).
AC1 C_G I DAC green or Y (Not used).
AC2 AVSS50 Digital ground for DAC.
AC3 AVDD50 Analog power for DAC (+3.3V).
AC4 Y_R I DAC red or PR (Not used).
AC5 ADVSS2 Analog ground for DAC (for DAC’s AVSS52).
AD5 ADVDD2 Analog power for DAC (+3.3V).
AD4 VM I DAC VM
ADC Interface
N2 AVDD ADC power +3.3V.
N3 VIN1 I VRADC INPUT1 (Not used)
N4 VIN2 I VRADC INPUT2 (Not used)
N5 AVSS ADC ground.
USB Interface
R3 USB_PPON_PP O USB Power on control.
R2 USB_OC_PP I USB over current control.
P5 VDDA Analog core +3.3V supply.
P4 DN O Negative output channel.
P3 DP O Positive output control.
P2 VSSA Analog core ground.
P1 RREFEXT External resistor connection for current reference.
R5 VSSP PLL ground pin Double Bond.
R4 VDDP PLL +1.2V supply Double Bond.
LVDS Interface
AJ5 LVDS_VSSP LVDS PLL Ground.
AJ3 LVDS_VDDP LVDS PLL Power supply (+3.3V).
AK5 LVDS_VSSO LVDS Output buffer VSS (Long pad)
AK4 LVDS_VDDO LVDS Output buffer VDD (+3.3V).
AK1 TF2P O LVDS Positive Output. (Not used)
AK2 TF2M O LVDS Negative Output. (Not used)
AL1 TE2P O LVDS Positive Output. (Not used)
AL2 TE2M O LVDS Negative Output. (Not used)
AM1 TD2P O LVDS Positive Output. (Not used)
AM2 TD2M O LVDS Negative Output. (Not used)
AN1 TCLK2P O LVDS Positive clock Output. (Not used)
AN2 TCLK2M O LVDS Negative clock Output. (Not used)
AP1 TC2P O LVDS Positive Output. (Not used)
AP2 TC2M O LVDS Negative Output. (Not used)
AM4 LVDS_VDDO LVDS Output buffer VDD (+3.3V).
AP3 TB2P O LVDS Positive Output. (Not used)
AN3 TB2M O LVDS Negative Output. (Not used)
AP4 TA2P O LVDS Positive Output. (Not used)
AN4 TA2M O LVDS Negative Output. (Not used)
AJ6 LVDS_VSSO LVDS Output buffer VSS.
AP5 TF1P O LVDS Positive Output. (Not used)
AN5 TF1M O LVDS Negative Output. (Not used)
AP6 TE1P O LVDS Positive Output. (Not used)
AN6 TE1M O LVDS Negative Output. (Not used)

Table of Contents

Related product manuals