EasyManua.ls Logo

Sony D-99 - IC301 CXD8178 Q Terminal Explanations

Sony D-99
23 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
D-99
@
Explanation
of
terminals
(IC301
CXD8178Q)
Terminal
No.
|Name
of
terminal
MLD
RSTB
Descriptions
Micro
computer
command
load
input
(When
L,
load)
Reset
terminal
(L
:
reset)
When
L:
Signal
processing
LSI
format
When
H:
FS
format
|
E
TP1
Digital
filter
part
test
output
terminal
1
TEST
1
Test
signal
input
terminal
1
for
digital
filter
part
inspection
Normal:
”L.”
Digital
filter
part
test
output
terminal
2
TEST
2
Test
signal
input
terminal
2
for
digital
filter
part
inspection
Normal:
”L”
Zz
o}
oe)
10
11
12
13
14
15
AVop4
OUTL
(-)
AVss4
AVss3
OUTL
(+)
AVo03
NC
AVoo2
OUTR
(+)
AVss2
AVss1
OUTER
<=)
AVop1
DVoo1
DVss1
Analog
system
power
terminal
4
(+3.9V)
L
ch
opposite
phase
PWM
output
terminal
Analog
system
ground
terminal
4.
Analog
system
ground
terminal
3
L.
ch
normal
phase
PWM
output
terminal
Analog
system
power
terminal
3
(+3.9V)
17
18
19
0
21
22
3
4
Analog
system
power
terminal
2
(+3.9V)
R
ch
normal
phase
PWM
output
terminal
Analog
system
ground
terminal
2
NO
Analog
system
ground
terminal
1
R
ch
opposite
phase
PWM
output
terminal
Analog
system
power
terminal
1
(+3.9V)
Nn
Digital
system
power
terminal
1
(Power
for
oscillator)
NO
Digital
system
ground
terminal
1
(Ground
for
oscillator)
N
ol
Crystal
oscillator
terminal
we)
(o>)
Crystal
oscillator
terminal
(Outer
clock
input
terminal)
Ph
N
~j
28
)
30
DVoo2
Digital
system
power
terminal
2
(+3.9V)
DVss2
NSUB
ZFLGB
192FS
LRPOL
Digital
system
ground
terminal
2
Connect
to
D-VDD
(Silicon
circuit
board
electric
potential
fixing
terminal)
W
Zero
input
inspection
output
terminal
(When
zero
inspection
:
L)
192FS
(=8.4672MHz)
output
terminal
LRCLK
polarity
selection
input
terminal
LRCLK
input
terminal
When
LR-POL
H,
H:
L
ch
data
input
»
L:R
ch
data
input
When
LR-POL
L,
L:
L
ch
data
input>H:R
ch
data
input
WwW
2
33
ie)
34
LRCLK
35
6
BCLK
SRDATA
DVss3
DVpp
Digital
system
ground
terminal
(COM
electric
potential
fixing
terminal)
(+3.9V)
384FS
384FS
(=16.9344MHz)
output
terminal
Power
down
terminal
(H
:
power
down
mode)
Serial
input
bit
clock
W
Serial
input
data
(digital)
input
terminal
3
Digital
system
ground
terminal
3
W
8
)
hl]
@w
oO
MDATA
MCLK
4
Micro
computer
command
data
input
terminal
2
Clock
input
terminal
for
micro
computer
command

Related product manuals