EasyManua.ls Logo

Sony D-NE20 - Page 22

Sony D-NE20
36 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
2222
D-NE20/NE20LS
D-NE20/NE20LS
IC Block Diagrams
– EGH Board –
IC601 CXD9839K-G
LOW
BOOST
RF
EQUALIZER
17RFIN
16NC
18VDD
20WLOUT
1
WBIN
2
WBOUT
3
WCIN
19WOIN
AGC
WOBBLE
LPF AMP
WOBBLE
BPF AMP
RF
EQUALIZER
RF
EQUALIZER
SERIAL
I/F
to each block
15
RFOUT
14
DETIN
13
CAGCT
12
CAGCT
11
CAGCT
10 SENB
9 VSS
8 VREF
7 XPCLK
6 WPOL
4
WOOUT
5
WPCOU
Pin No. Pin Name I/O Description
1 PE6/SI1 I Status read signal input from LCD driver (not used)
2 PE5/SO1 O Command send signal output to LCD driver (not used)
3 PE4/XSCK1 O Clock signal output to LCD driver (not used)
4 PE3 O Chip select signal output to EEPROM
5VDIO0 Power supply terminal (+2.1V)
6 VSS0 Ground terminal
7DVDD7 Power supply terminal (+1.5V)
8 PE2/DTCK I LCD indication of remote control signal output
9 PE1/RxD0 I not used
10 PE0/TxD0 O not used
11 EVA Ground terminal
12 SDDQ16 I/O Data bus to SDRAM
13 SDDQ15 I/O Data bus to SDRAM
14 TAPTDO not used
15 SDDQ14 I/O Data bus to SDRAM
16 SDDQ13 I/O Data bus to SDRAM
17 SCANEN Ground terminal
18 SDDQ12 I/O Data bus to SDRAM
19 SDDQ11 I/O Data bus to SDRAM
20 TEST2 Ground terminal
21 SDDQ10 I/O Data bus to SDRAM
22 SDDQ8 I/O Data bus to SDRAM
23 VDIOSD0 Power supply terminal (+2.1V)
24 VSS1 Ground terminal
25 SDDQ9 I/O Data bus to SDRAM
26 SDDQ6 I/O Data bus to SDRAM
27 SDDQ7 I/O Data bus to SDRAM
28 SDDQ2 I/O Data bus to SDRAM
29 TEST3 Ground terminal
30 SDDQ4 I/O Data bus to SDRAM
31 SDDQ3 I/O Data bus to SDRAM
32 TEST0 Ground terminal
33 XSDWE O WE signal output to SDRAM
34 SDDQ1 I/O Data bus to SDRAM
35 TEST1 Ground terminal
36 SDDQ5 I/O Data bus to SDRAM
37 SDLDQM O UDQM signal output to SDRAM
38 VDIOSD1 Power supply terminal (+2.1V)
39 VSS2 Ground terminal
40 SDUDQM O LDQW signal output to SDRAM
41 XSDCAS O XCAS signal output to SDRAM
42 XSDCS O Chip select signal output to SDRAM
43 TEST5 not used
44 XSDRAS O XRAS signal output to SDRAM
45 SDCKE O CKE signal output to SDRAM
46 TEST6 not used
47 SDCLK Clock signal output to SDRAM
48 SDA13 not used
49 XTRST not used
50 SDA12 not used
• IC Pin Function Description
EGH BOARD IC603 CASINO1 (SYSTEM CONTROLLER)
IC3007 NJU8713V-TE2
6
OUT1
4
EN1
3
IN1
2
VSS
1
MCK
5
VSSO
7
VDDO
BPZ
OUTPUT
OUTPUT
CONTROL
9
OUT2
8
VDDO
10
VSSO
12
IN2
11
EN2
13
VDD
14
BEEP
BPZ
OUTPUT
IC402 NCP1400ASN22TIG
-
+
VOLTAGE
REFERENCE
PHASE
COMPENSATION
SOFT-START
PWM
CONTROLLER
180 kHz
OSCILLATOR
DRIVER
VLX LIMITER
POWER
SWITCH
GND
NC
OUT
CE
ERROR
AMP
4
LX
5
3
2
1
w
w
w
.
x
i
a
o
y
u
1
6
3
.
c
o
m
Q
Q
3
7
6
3
1
5
1
5
0
9
9
2
8
9
4
2
9
8
T
E
L
1
3
9
4
2
2
9
6
5
1
3
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299
http://www.xiaoyu163.com
http://www.xiaoyu163.com