Sony HDVF-C30W - Page 46

3-2
HDVF-C30W
IC
[|IC|]
2 MSPS 8 CHANNEL 8-BIT A/D CONVERTER
—TOP VIEW—
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
: ADDRESS
: CONVERT START
: CHIP SELECT
: READ
: ANALOG
: DATA
: END OF CONVERSION
: EXTERNAL REFERENCE
: ANALOG GROUND
: DIGITAL GROUND
INPUTS
A0 - A2
CONVST
CS
RD
V IN1 - V IN8, V MID
OUTPUTS
DB0 - DB7
EOC
INPUT/OUTPUT
V
REF IN/OUT
OTHERS
AGND
DGND
PIN
NO.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
I/O SIGNAL
PIN
NO.
15
16
17
18
19
20
21
22
23
24
25
26
27
28
I/O SIGNAL
DB2
DB1
DB0
CONVST
CS
RD
DGND
EOC
A2
A1
A0
V
IN8
V IN7
V IN6
V IN5
V IN4
V IN3
V IN2
V IN1
V MID
V REF IN/OUT
V CC
AGND
DB7
DB6
DB5
DB4
DB3
O
O
O
I
I
I
—
O
I
I
I
I
I
I
I
I
I
I
I
I
I/O
—
—
O
O
O
O
O
CONTROL LOGIC
CONVST EOC
A0 A1 A2
INPUT
MUX
8-BIT
HALF
FLASH
ADC
T/H
V IN8
V IN7
V IN6
V IN5
V IN4
V IN3
V IN2
V IN1
BUFF
V REF IN/OUT
COMP
V CC
2.5 V
REF
V MID
PARALLEL
PORT
DB0 - DB7
CS RD
3-1,
28-24
21
22
11 10 984
19
18
17
16
15
14
13
12
20 5 6
10-BIT 40 MSPS A/D CONVERTER
—TOP VIEW—
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
: HI: HIGH IMPEDANCE STATE, LO: ACTIVE DIGITAL DRIVE
: INVERTING ANALOG
: NONINVERTING ANALOG
: CLAMP (HI:ENABLE, LO:OPEN)
: CLAMP SIGNAL
: CLOCK
: DATA FORMAT SELECT
(HI:TWOS COMPLEMENT, LO:STRAIGHT BINARY)
: POWER CONTROL
: BOTTOM REFERENCE DECOUPLING
: REFERENCE SELECT
: TOP REFERENCE DECOUPLING
: HI: POWER-DOWN MODE, LO:NORMAL OPERATION
: BIT (0:LSB, 9:MSB)
: OUT-OF-RANGE INDICATOR
: REFERENCE
: ANALOG GROUND
: ANALOG SUPPLY
: DIGITAL GROUND
: DIGITAL SUPPLY
INPUTS
3-STATE
AINN
AINP
CLAMP
CLAMPIN
CLK
DFS
PWRCON
REFBF
REFSENSE
REFTF
STBY
OUTPUTS
D0 - D9
OTR
INPUT/OUTPUT
V
REF
OTHERS
AGND
AV
CC
DGND
DV
CC
PIN
NO.
1
2
3
4
5
6
7
I/O SIGNAL
PIN
NO.
8
9
10
11
12
13
14
PIN
NO.
15
16
17
18
19
20
21
PIN
NO.
22
23
24
25
26
27
28
I/O SIGNAL I/O SIGNAL I/O SIGNAL
DGND
DV
CC
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
OTR
DFS
CLK
3-STATE
STBY
REFSENSE
CLAMP
CLAMPIN
PWRCON
REFTF
V
REF
REFBF
AINP
AINN
AGND
AV
CC
—
—
O
O
O
O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I/O
I
I
I
—
—
D/AA/D
D/AA/D
A/D
SHA GAINSHA GAIN
CORRECTION LOGIC
OUTPUT BUFFERS
10
BANDGAP REFERENCE
+
_
CLAMP
CLAMPIN
AINP
AINN
V
REF
REFSENSE
19
20
25
26
23
18
0.5 V
27
AGND PWRCON
21 14
DFS
D0 - D9
3 - 12
OTR
13
AD7829BRU-REEL7 (AD)
AD9203ARU-RL7 (AD)
AD9203ARURL7