Sony ICF-C240 - 2-2. SCHEMATIC DIAGRAM; Semiconductor Lead Layouts

1 | 2 | 3 | 4 | 5 | 6 | 7 | 9 10 | 11 | 12 | 13 | 14 | 15
2-2.
SCHEMATIC
DIAGRAM
ry]
a2
O
23
Bs
av]
feed
cxarois
© See page 4 for IC2 block diagram. ot fb ef a2 foe < tof 2_/os te fx fou 2SA733TP-P FRAN FRONTEND!
ON:
ALARM
LEVEL
SWITCHING
IF
AMP,
DET,
AF
AMP.
=>
ofa
fo
ofa
fe
O
af
“La
>
'
Ds
‘4
Ss
6
7
8
.
10
W
12
13
16
1S
16
-
9
=
eLe
|
ult
le
[8
ep
biseu
x
O-0-0-0-0-0-0-0-0
al
s42
1
gt
lb
i
%
SV
ea)
ate
celal
2
e
d
i
-_
3]
5}
8)
|
S|
8)
3}
3)
3)
=]
6)
YS
3
+
fesShao
¢
oe =| al al a} o| | | of 2] +! «| 3} o oO TP
ss} 5) 5] S| S| &] &] 8] 8] of Sa] 6] a] S| BF oO
MAIN
BOARD
24
:
t
D)
Se
ee
Ne
eee
|
re
ae ai
=>
=>
50k
626
ANTENNA
&S
;
;
a
#27
ses
RADIO
Vee
'
RADIO GND. ra 5
Bi
1
1
2
3
4
s
6
7
8
cs
10
W
12
13
40/16V
4.3
Ly
43
Lf
ve
Logn——+
An
rc
+
We
+
Dp-+—G
T)—()—-G)}(10)
ii
*
TRANSFORMER
|
1S91381-77
3K
wD
OND
eu
oF
VOL
oaM
AFCO
OREGFM
AMC
PM
Fe
LJ
[ile
sles
wal
Lele
|
site
&
Be
GA
oe
D-O-O-O-O-O-_O-O-OD
DIG
om
CXAIOI9S
od
(oR
Lesson
a2
gs|
mo
om
Gr
vee
ritter
‘in
oT
A
AGE
ND
METER
NC
IFIN
IPIN
3
‘
t
I
stock
28¢2001
bL@
O02
OO-@O-BO-@!
|)
gs
'
oh
Se
ee
TN
Sin”
“Ser
Set
woo
ise
arr”
our”
OUT
SS
[or
bs
Lee,
|
43,
Ma
|
a3,
|
a2
A
59
@-O-@-@-@-@-O-W-@-O-O-®
cay
t
D2.
ne
5
C)
4.3
[2.4
oO
114.5
0.47"
sssilft-77
aS
wh
|
J
.
ov
a om z Fe ah RO RE iso
“en
is
3)
le
Sr
He
a
i
es
7
‘
'
Bs)
hy
|
=
borate
:
1
sa
+14 oe B £ ¥ dere
* Da |
ae | ay fa ay ay
os
sinter
Dg.
188133T-77,
1
+——
3 sé $6 sé 7 se
DRY BATTERY S-OO6P SLEEP] [ELock H iM ALARM
WEG DESIGNATION 6F22) bit ain
(POWER BACK-UP FOR CLOCK)
@ SEMICONDUCTOR LEAD LAYOUTS
188119 10E2 2SA1175-HFE 28C2001-K2
extede sia se
il
il
os: node eey
TIME SET.
line with mark A\ are critical for safety.
Note: The santa fhe by mark A\ or dotted
Replace only with part number specified.
st
[— Eanction] ——
ALARM ]__[ALARM] [RADIO] __[orF
BUZZER | *— [RADIO ON.
IT model: Italian model.
* XX: Printed pattern functions as a kind of coil.
@ All capacitors are in uF unless otherwise noted. pF: u uF
5OWV or less are not indicated except for electrolytics
and tantaluns.
@ All resistors are in Q and % Wor less unless otherwise
specified.
e. Aa : internal component.
. B+ lines.
© Voltage and waveforms are dc with respect to ground
SP1
under detuned condit ions.
no mark : FM
(): AW
© Voltages are taken with a VOM. (input impedance 10 MQ)
Voltage variations may be noted due to normal. produc~
tion tolerances.
@ Signal path.
>: FM