ST7735R
V0.2 22 2009-08-05
Figure
8.1.2 Rising and falling timing for input and output signal
Figure 8.1.3 Chip selection (CSX) timing
Figure 8.1.4 Write-to-read and read-to-write timing
Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30%
and 70% of VDDI for Input signals.
To Next Page
Loading...
